

# QUAD 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER (3-STATE) 54/74 SERIES "258"

**54S/74S258  
54LS/74LS258A**


## DESCRIPTION

The "258" is a Quad 2-Input Multiplexer with 3-State outputs which can select four bits of data from two sources using a common Data Select input. The four outputs of the device present data in the complementary (inverted) form. The outputs may be set to a high impedance state with a HIGH on the common Output Enable ( $\overline{OE}$ ) Inputs allowing the outputs to interface directly with 3-State bus-organized systems.

## FEATURES

- Multifunction capability
- Inverting data path
- 3-State outputs
- See "257" for non-inverting version


## LOGIC SYMBOL



## ORDERING CODE (See Section 9 for further Package and Ordering Information)

PACKAGES	COMMERCIAL RANGES		MILITARY RANGES	
	$V_{CC} = 5V \pm 5\%$ ; $T_A = 0^\circ C$ to $70^\circ C$		$V_{CC} = 5V \pm 10\%$ ; $T_A = -55^\circ C$ to $-125^\circ C$	
Plastic DIP	N74S258N	• N74LS258AN		
Ceramic DIP	N74S258F	• N74LS258AF	S54S258F	• S54LS258AF
Flatpak			S54S258W	• S54LS258AW

## PIN CONFIGURATION



## INPUT AND OUTPUT LOADING AND FAN-OUT TABLE (a)

PINS	DESCRIPTION		54/74	54S/74S	54LS/74LS
S	Select input	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		100 -4.0	40 -0.8
$\overline{OE}$	Output Enable (Active LOW) input	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		50 -2.0	20 -0.4
$I_{0a} - I_{0d}$	Data inputs from Source 0	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		50 -2.0	20 -0.4
$I_{1a} - I_{1d}$	Data inputs from Source 1	$I_{IH}$ ( $\mu A$ ) $I_{IL}$ (mA)		50 -2.0	20 -0.4
$\overline{Y}_a - \overline{Y}_d$	3-State outputs	$I_{OH}$ (mA) $I_{OL}$ (mA)		-2/-6.5 <sup>(a)</sup> 20	-1/-2.6 <sup>(a)</sup> 12/24 <sup>(a)</sup>

### NOTE

a. The slashed numbers indicate different parametric values for Military/Commercial temperature ranges respectively.

**FUNCTIONAL DESCRIPTION**

The "258" has four identical 2-Input Multiplexers with 3-State outputs which select four bits of data from two sources under control of a common Data Select Input (S). The I<sub>0</sub> inputs are selected when the Select Input is LOW and the I<sub>1</sub> inputs are selected when the Select Input is HIGH. Data appears at the outputs in inverted (complementary) form.

The "258" is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select Input.


Outputs are forced to a high impedance "off" state when the Output Enable Input ( $\overline{OE}$ ) is HIGH. All but one device must be in the high impedance state to avoid currents exceeding the maximum ratings if outputs of the 3-State devices are tied together. Design of the Output Enable signals must ensure that there is no overlap when outputs of 3-State devices are tied together.

**TRUTH TABLE**

OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
$\overline{OE}$	S	I <sub>0</sub>	I <sub>1</sub>	$\overline{Y}$
H	X	X	X	(Z)
L	H	X	L	H
L	H	X	H	L
L	L	L	X	H
L	L	H	X	L

H = HIGH voltage level  
 L = LOW voltage level  
 X = Don't care  
 (Z) = High impedance (off) state

**LOGIC DIAGRAM**



**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (b)**

PARAMETER	TEST CONDITIONS	54/74		54S/74S		54LS/74LS		UNIT
		Min	Max	Min	Max	Min	Max	
V <sub>OL</sub> Output LOW voltage	V <sub>CC</sub> = Min I <sub>OL</sub> = 20mA				0.5			V
							0.4	V
							0.5 (c)	V
V <sub>OH</sub> Output HIGH voltage	V <sub>CC</sub> = Min I <sub>OH</sub> = See Fan Out Table			2.4		2.4		V
I <sub>OS</sub> Output short circuit current	V <sub>CC</sub> = Max, V <sub>OUT</sub> = 0V			-40	-100	-30	-100	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = Max	Outputs HIGH			56	7.0		mA
		Outputs LOW			81	14		mA
		Outputs "off"			87	19		mA

**NOTES**

- b. For family dc characteristics, see inside front cover for 54/74 and 54H/74H, and see inside back cover for 54S/74S and 54LS/74LS specifications.
- c. This parameter for Commercial range only.

# QUAD 2-LINE TO 1-LINE DATA SELECTOR/MULTIPLEXER (3-STATE) 54/74 SERIES "258"

## AC CHARACTERISTICS $T_A = 25^\circ\text{C}$ (See Section 4 for Test Circuits and Conditions)

PARAMETER	TEST CONDITIONS	54/74		54S/74S		54LS/74LS		UNIT	
				$C_L = 15\text{pF}$ $R_L = 280\Omega$		$C_L = 45\text{pF}$ $R_L = 667\Omega$			
		Min	Max	Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation delay Data to output				6.0 6.0		14 14	ns ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay Select to output				12 12		21 24	ns ns	
$t_{PZH}$	Output enable to HIGH level				19.5		16	ns	
$t_{PZL}$	Output enable to LOW level				21		24	ns	
$t_{PHZ}$	Output disable from HIGH level	Figure 2	$C_L = 5\text{pF}$			8.5		15	ns
			$C_L = 45\text{pF}$					43	
$t_{PLZ}$	Output disable from LOW level	Figure 3	$C_L = 5\text{pF}$			14		15	ns
			$C_L = 45\text{pF}$					19	

## AC WAVEFORMS

