

# HUGHES MICROELECTRONICS LIMITED

Subsidiary of Hughes Aircraft Company

HUGHES



### 32 x 8 CMOS EEPROM

### DESCRIPTION

Huphes H3300 is a CMOS Electrically Erasable Programmable ROM (EEPROM), organised as 32 x 8 Read and Write operations are performed with a single 5V power supply using simple TTL level control signals.

Writing data into nonvolatile storage is performed in a manner similar to the write control of a static RAM. A short logic low pulse to the WE pin (Write Enable) initiates the Byte Write operation which is completed with on-chip timing (a separate Erase operation is not required). Addresses and data are internally latched to free the system bus for other tasks during the Write


A Read operation is performed by presenting the byte address and enabling the chip with CE (Chip-Enable) low. The device uses a two-line control architecture. CE and OE (Output Enable), to eliminate buscontention in a system environment.


Hughes H3C00 is available in an 18 lead hermetic dual-in-line ceramic package (D suffix) and plastic package (P suffix). Devices in chip form (H suffix) are available upon request. Commercial (HC3300), Industrial (HI3300), and Military (HB3300) versions are

### GATURES

- Byte wide organisation 32 x 8 bit Single 5V power supply Read and Write
- Very low power dissipation GMOS
- Byte programmable with No Erase required On chip timing for Byte Write
- On chip Address & Data latches
- Simple and efficient 3-line control (CE, OE, WE)
- 10 Year Data Retentions
- 10,000 Byte Write Cycles (Endurance)

### PIN CONFIGURATION





### **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage Range ..... -0.3 to +6V (All voltages referenced to GND Pin) Input Voltage Range . . . . . . -0.3 to  $V_{\mbox{DO}}$  +0.3V

Storage Temperature Range ... -65°C to +150°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

· · · · · · · · · · · · · · · · · · ·			garaga dan
Supply Voltage		5V ± 5%	5V ± 5%
Temperature Range	Plastic Package	-40°C to +85°C	-40°C to +85°C
	Ceramic Package	-55°C to +125°C	-55°C to 125°C

### DC OPERATING CHARACTERISTICS

Read: Vop = 5V ± 5% Unless Otherwise Specified

\$. <b>0</b>						oʻli asoc May X				Lington.
loos	VDD Standby Current		25	100	<del>-</del>	200	<u> </u>	200	μA	CE = WE = 5V, OE = O All I/O's = open
AGG <sup>†</sup>	VDD Active Current!		25	100		200		200	μΑ	CE = OE = O, WE = 5V All I/O's = open
YOL	Output Low Voltage	-	0.25	D.45		0.45		0.45	٧	OL = 2.1mA
νон	Output High Voltage	3.0	4.5		3.0		3.0		٧	Юн = - 400 µ A
VIL	Input Low Voltage	-		0.8	ler m	8.0		8.0	V.	-
V <sub>IH</sub>	Input High Voltage	3.2	_	_	3.2		3.2	<u> </u>	٧	
կլ	Input Leakage Current		±0.1	± 10		± 10		± 10	Aμ	ViN = 0 or 5V
اده	Output Leakage Current	_	±0.3	± 10		) ± 10		±10	μА	VOUT = 0 or 5V

- This parameter is sampled only and is not 100% tested.
  Endurance is the number of possible Write cyclos per Syte.
- (3) Retention is the amount by time data is retained in memory without power applied.

### H3300

# **AC OPERATING CHARACTERISTICS**

Read: V<sub>DO</sub> = 5V ± 5% Unless Otherwise Specified

				多數			1. 1840. Tokal		$G_{ij}$	
¹СЕН	ČE High Time	350	200	-	450	_	600	_	ns	WE = VIH, CE low time = *ACE(Max)
ACE	Chip Enable Access Time	_	400	500		650	<u> </u>	700		WE = VIH
OE _	Output Enable Access Time	-	225	275		350		375	rhs.	WE = VIH
IASU	Address Set Up Time	100	25	_	165	,,,,,,	250		ns .	WE = VIH
<sup>t</sup> AH	Address Hold Time	50	25	_	50		50		ns	WE = VIH
юн 	Output Hold from OE or CE High!	0			o		o	_	ns	WE + VIH
<b>'</b> 0F	Output Float from OE or CE High		_	40D	<u></u>	475		525		WE = VIH
00e	Dynamic Read Current	_	0.3	.5		5		.5	mA.	f = 100 KHz

# Write VpD = 5V ± 5% Unless Otherwise Specified


				)		n sange Maje			13	
tces	CE Set Up Time	0	_	_	0		D	_	ns	OE - VIH
¢CEH	CE Hold Time	0		T	ď		0	_	ns	DE = VIH
<b>tWP</b>	Write Pulse Width	500	350		650	_	700		ΛĠ	OE - VIH
1ASP	Address Set Up Time	100	25	-	165	_	250		119	OE = VIH
<sup>t</sup> AHP	Address Hold Time	50	25	_	50		50	-	ris.	DE = VIH
Фs	Data Set Up Time	D	-200		٥		D	_	ns.	OE = VIH
ħОН	Data Hold Time	325	240		400	_	450	_	ns :	OE - VIH
<sup>t</sup> WES	WE Set Up Time	0	-		0		0		ns	DE - VIH
₩EH	WE Hold Time	O	_		D		0		กร	OE = VIH
tp:	Ргодгалт Cycle Time	_	5	10		10		10	ms	OE = VIH, CE = VIL
DDW	Dynamic Write Current	_	.3	.8		1.0		1,0	mA	f = 100 Hz, VDD = 5.25V

AC TEST CONDITIONS Output Load:  $C_L = 50 \text{ pF}$  input Levels:  $V_{H} = 3.2 \text{ V}, V_{L} = 0.4 \text{V}$ 

Timing Measurement Reference Level: Input = Output \* 50% Vp0 Input Rise and Fall Time:  $t_f=t_f$  \* 10 ns

### TIMING DIAGRAM

READ



OS

ЮH

### **OPERATING MODES**

Logic 1 = High, Logic 0 = Low, X = Do Not Care

MODELLE	STATE OF THE			
Standby	1	X	X	Floating
Read	a	1	1	Floating
Read	σ	σ	1	Data Output
Write	0	1	0	Data Input
Prohibited	0	0	0	Active

With CE high the circuit is inactive, independent of the state of any other input. STANDBY MODE:

The falling edge of CE latches the input address and initiates a Read cycle. When READ MODE:

CE is low, a low input to OE turns on the three-state output bus drivers.

WRITE MODE: Two Write control modes are made possible:

(1) With a WE controlled mode, the cycle is initiated with CE going low which latches the input address. When WE is taken low the input data is latched and the self timed

program cycle beings when WE returns high.

(2) With a CE controlled mode, the cycle is initiated with WE going low. Both input address and data are latched when CE goes low and the self timed program cycle begins when WE returns high.

PROHIBITED

MÖDE:

VDD:

A Write Cycle will occur in this mode and the three-state output drives will be turned on. creating a bus contention problem for normal writes.

### PIN DESCRIPTION:

Address inputs which select one of 32 bytes of memory for either Read or Write. A0 - A4:

1/00 - 1/07: Bidirectional three-state data lines that are data outputs during Read and data inputs

during Writes.

GND: Negative supply terminal and V = 0 reference Positive supply terminal.

CE: Chip Enable: This input causes the circuit to latch the input address and initiate a Read

cycle when taken low. Read data remains valid while CE is held low. It also enables the

WE input when low.

Output Enable. This input turns on the three-state output bus drivers when CE is low. ŌE:

Write Enable. This input latches the data input when taken low if CE is low. A self WF.

timed Write cycle begins when WE is returned high.

Information furnished by Hughes is believed to be accurate and reliable. However no responsibility is assumed by Hughes for its use; nor for any infringements or patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of Hughes.