

Technical Summary

8-Bit EPROM Microcontroller Unit


The MC68705 (HMOS) Microcontroller Unit (MCU) is an EPROM member of the MC6805 Family of microcontrollers. The user programmable EPROM allows program changes and lower volume applications. This high performance MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to *Advance Information 8-Bit Microcontroller (AD1997R1)* or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- One 7-Bit and One 15-Bit Software Programmable Prescaler
- On-chip Oscillator
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts
- Bootstrap Program in ROM
- 3752 Bytes of EPROM
- 104 Bytes of RAM
- Serial Peripheral Interface
- Two 8-Bit and One 16-Bit Timers
- A/D Converter
- EPROM Read Inhibit Security Bit

3

BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

SIGNAL DESCRIPTION

VCC and VSS

Power is supplied to the microcontroller using these two pins. VCC is +5.25 volts ($\pm 0.5\Delta$) power, and VSS is ground.

NUM

This pin is for factory use only. It should be connected to VSS.

INT1, INT2

These pins provide the capability for asynchronously applying an external interrupt to the MCU. Refer to **INTERRUPTS** for more detailed information.

XTAL, EXTERNAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a ceramic resonator, a resistor capacitor combination, or an external signal (depending on setting of the Mask Option Register) is connected to these pins to provide a system clock.

RC Oscillator

With this option, a resistor/capacitor combination is connected to the oscillator pins as shown in Figure 1(c). Refer to Figure 2 for the relationship between R and f_{OSC} .





Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

Crystal

The circuit shown in Figure 1(b) is recommended when using a crystal. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time.

External Clock

An external clock should be applied to the EXTERNAL input with the XTAL input grounded, as shown in Figure 1(d).



NOTE: The recommended C_L value with a 4.0 MHz crystal is 27 pF, maximum, including system distributed capacitance. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequency ratio. For example, with 2 MHz crystal, use approximately 50 pF on EXTERNAL and approximately 50 pF on XTAL. The exact value depends on the motional-arm parameters of the crystal used.

Figure 1. Oscillator Connections

This option may only be used with the crystal oscillator option selected in the mask option register.

PC0, PC1

This pins allow an external input to decrement the internal timer/counter circuitry. Refer to **TIMERS** for additional information.

RESET/Vpp

This pin has a Schmitt trigger input. The MCU can be reset by pulling RESET low. The Vpp input is used to input the programming voltage to the MCU EPROM. A 1K ohm pullup resistor should be used to allow proper operation of the reset and watchdog timer operations.

INPUT/OUTPUT LINES (PA0-PA7, PB0-PB3, PC0-PC1, PD0-PD6)

Ports A, B, and C are programmable as either inputs or outputs under software control of the data direction registers. Port D is a fixed input port and not controlled by any data direction register. Port D has up to five analog inputs, plus two voltage reference inputs when the analog-to-digital (A/D) converter is used (PD5 V_{RH}, PD4 V_R_L) and an INT2 input. If the analog input is used, the voltage reference pins (PD5 V_{RH} and PD4 V_R_L) must be used in the analog mode. Refer to **INPUT/OUTPUT PORTS** for additional information.

INPUT/OUTPUT PORTS

INPUT/OUTPUT PROGRAMMING

Ports A, B, and C are programmable as either input or output under software control of the corresponding data

direction register (DDR). The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output and a logic zero for input. On reset, all DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR bits.

Port D provides the multiplexed analog inputs, reference voltages, and INT2. These lines are shared with the port D digital inputs. PD0-PD3 may always be used as digital or analog inputs. The V_R_L and V_R_H lines are internally connected to the A/D resistor. Analog inputs may be prescaled to obtain the V_R_L and V_R_H recommended input voltage range.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and, also, to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

PORT B TOGGLE CAPABILITY

Port B0 and B1 registers have toggle capability at the timer underflow times. Under the control of the timer output cross-couple bit in the miscellaneous register (MR0), the overflow pulses from timer A, B, and C are directed to port B0 and B1 data registers. See Figure 4 for port B configuration flow chart.

An incoming toggle pulse on port B0 is allowed to toggle the data register if port B DCR bit 4 (DCR4) is




Figure 3. Typical Port I/O Circuitry and Register Configuration




Figure 4. Port B Configuration

cleared. This bit is set on reset. An incoming toggle pulse on port B1 is allowed to toggle the port B1 data register under the following conditions governed by control bits in SPI control register and SPI clock arbitration flip-flop status.

$$\text{PB1 toggle enable} = (\overline{\text{SPICR7}}) \cdot \text{SPICR4} \cdot (\text{PB0} + \text{DDR0}) + \text{SPICR2} \cdot \text{SPICR4} \cdot \text{CLAQ}$$

where: SPICR7 = SPI interrupt request bit
 SPICR4 = SPI operation enable bit
 SPICR2 = port B1 toggle enable/start bit
 CLAQ = clock arbitration flip-flop output

When PB1 toggle enable is asserted, the MCU write to PB1 data register is inhibited. When SPI is not used, SPICR4 and CLAQ are reset. Therefore, SPICR2 can directly control the port B1 toggle capability. Port toggle capability allows action on port B0 or B1 or both as a result of timer overflows. This method speeds up timer overflow to port service. A write to port B0 or B1 data registers is inhibited while the individual port toggle enable is asserted.

The port B DCR consists of four status bits (DCR4-DCR7) and four data direction bits (DCR0-DCR3). DCR4 is a toggle enable control bit for port B0. When cleared, the timer overflow pulse causes the data register on port B0 to toggle. Port A has an 8-bit and port C has a 2-bit wide data direction register.

MEMORY

The MCU is capable of addressing 4096 bytes of memory and I/O registers. The memory map is shown in Figure 5. The locations consist of user EPROM, bootstrap ROM, user RAM, eight timer registers, a mask option register (MOR), a miscellaneous register, a program control register, two A/D registers, two SPI registers, and four I/O port registers. The interrupt vectors are located from \$FF8 to \$FFF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to **INTERRUPTS** for additional information.

NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

REGISTERS

The MCU contains the registers described in the following paragraphs.


ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.



PROGRAM COUNTER (PC)


The program counter is a 12-bit register that contains the address of the next byte to be fetched.



STACK POINTER (SP)


The stack pointer is a 12-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

The seven most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).



CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.



Half Carry (H)


This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer (A, B, and C), the external (INT1 and INT2) interrupts, and the SPI interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).



Zero (Z)

Carry/Borrow (C)

MISCELLANEOUS REGISTERS (MR) \$0A

MR7	MR6	MR5	MR4	MR3	MR2	MR1	MR0
0	1	0	1			0	0

MR7 — INT2 Interrupt Request Bit

If not masked by MR6, it causes an interrupt to the MCU; if the I bit in the CCR is clear, the MCU will acknowledge the interrupt.

1 = Interrupt requested

0 = Interrupt not requested

MR6 — $\overline{\text{INT2}}$ Interrupt Request Mask

1 = Inhibits INT2 interrupt request

0 = Does not inhibit INT2 interrupt request

MR5 = Auxiliary Counter Status/Preset Bit

3-648

be used as an auxiliary counter preset bit. If MR5 is clear, a write of logic one will preset the auxiliary counter (MR5 will remain zero), and if set, a write of logic zero will preset the auxiliary counter.

1 = Auxiliary counter overflow

0 = Auxiliary counter clear

MR4 — Watchdog Control Bit

This bit cannot be set via software. The watchdog timer can only be disabled by reset.

1 = Watchdog timer disabled

0 = Watchdog timer enabled

MR3 — Prescaler 1 Clear Bit

Presets the contents of prescaler 1 to \$7F.

1 = Prescaler 1 preset

0 = Prescaler 1 not preset

MR2 — Prescaler 2 Clear Bit

Presets the contents of prescaler 2 to \$7FFF.

1 = Prescaler 2 preset

0 = Prescaler 2 not preset

MR1 — Prescaler Cross-Couple Bit

This bit controls the output of prescalers 1 and 2 and directs them to either timer A or B clock inputs.

1 = Prescaler 1 feeds timer B clock input, and prescaler 2 feeds timer A input

0 = Prescaler 1 output is used as clock input for timer A, and prescaler 2 output is used as clock input for timer B

MR0 — Port B Toggle Cross-Couple Bit

This bit controls the overflow pulses of timers A and B and directs them to either port B0 or B1.

1 = Timer A overflow output is directed to port B0, and timer B or timer C (depending on the status of MOR5) output is directed to port B1

0 = Overflow output pulse of timer A is used as a port B1 data register toggle clock source, and timer B or timer C overflow output pulse is directed to port B0 toggle clock input

RESETS

The MCU can be reset four ways: (1) by initial power-up; (2) by the external reset input (RESET); (3) by a forced reset generated by the "watchdog" counter; and (4) by an optional internal low voltage detect circuit. The RESET input consists mainly of a Schmitt trigger that senses the line logic level. Figure 6 shows the MCU reset circuit.

POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of t_{RHL} milliseconds is required before allowing RESET input to go high. Connecting a capacitor to the RESET input (Figure 7) typically provides sufficient delay.

EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t_{cyc}). Under this type of reset, the Schmitt trigger switches off at V_{IRES} — to provide an internal reset voltage.

FORCED RESET

If the auxiliary counter reset mask bit in the miscellaneous counter (MR4) is cleared and the auxiliary counter




Figure 6. MCU Reset Circuit




Figure 7. Power-Up Reset Delay Circuit

status bit (MR5) is set, as a result of counter overflow, a switch to V_{SS} is turned on pulling the $\overline{\text{RESET}}$ pin low. A consequent voltage drop below V_{IRES} on $\overline{\text{RESET}}$ causes a reset, which in turn sets MR4. Switching to V_{SS} when the $\overline{\text{RESET}}$ pin is turned off allows voltage to rise above V_{IRES} , after which the reset is released. $\overline{\text{RESET}}$ pin voltage variation occurring as a result of forced reset may be amplified externally in order to provide a reset to other peripheral circuits in the system. The reset output from the MCU is not TTL compatible.

LOW-VOLTAGE INHIBIT (LVI)

The optional low-voltage detection circuit causes a reset of the MCU if the power supply voltage falls below a certain level (V_{LVI}). The only requirement is that the V_{CC} must remain at or below the V_{LVI} threshold for one t_{CYC} minimum.

In typical applications, the V_{CC} bus filter capacitor will eliminate negative-going voltage glitches of less than one t_{CYC} . The output from the low-voltage detector is connected directly to the internal reset circuitry. It also forces the $\overline{\text{RESET}}$ pin low via a strong discharge device through a resistor. The internal reset is removed once the power supply voltage rises above a recovery level (V_{LVR}) at which time a normal power-on reset occurs.

INTERRUPTS

The MCU can be interrupted eight different ways: through the external interrupt $\overline{\text{INT1}}$ input pin, with the internal timer (either A, B, or C) interrupt request, using the software interrupt instruction (SWI), SPI interrupt request, external port D bit 6 ($\overline{\text{INT2}}$) input pin, or at reset.


Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which normal processing resumes. The stacking order is shown in Figure 8.

Unlike $\overline{\text{RESET}}$, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

NOTE

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked



*For subroutine calls, only PCH and PCL are stacked.

Figure 8. Interrupt Stacking Order

(I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 9 for the reset and interrupt instruction processing sequence.

TIMER INTERRUPT

Each interrupt, except $\overline{\text{INT1}}$, has a separate mask bit which must also be cleared, in addition to the I bit, for the MCU to acknowledge the interrupt. The $\overline{\text{INT2}}$, timer A, timer B, timer C, and SPI interrupts each have their own independent mask bits contained in MR6, TACR6, TBCR6, TCOM, TCCM, and SPICR6. The interrupt routine must determine the source of the interrupt by examining the interrupt request bits, TACR7, TBCR7, MR7, TCOF, TCCF, and SPICR7. These bits must be cleared by software. The $\overline{\text{INT1}}$ interrupt has its own vector address. Therefore, the $\overline{\text{INT1}}$ interrupt request is cleared automatically, and then the $\overline{\text{INT1}}$ vector is serviced.

EXTERNAL INTERRUPT

The external interrupt is internally synchronized and then latched on the falling edge of $\overline{\text{INT1}}$ and $\overline{\text{INT2}}$. Clearing the I bit enables the external interrupt. The $\overline{\text{INT2}}$ interrupt has an interrupt request bit (bit 7) and a mask bit (bit 6) in the miscellaneous register (MR). The $\overline{\text{INT2}}$ interrupt is inhibited when the mask bit is set. The $\overline{\text{INT2}}$ is always read as a digital input on port D. The $\overline{\text{INT2}}$ and timer interrupt request bits, if set, cause the MCU to process an interrupt when the condition code I bit is clear. The following paragraphs describe two typical external interrupt circuits.

Zero-Crossing Interrupt

A sinusoidal input signal (f_{INT1} maximum) can be used to generate an external interrupt (see Figure 10a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications




Figure 9. Reset and Interrupt Processing Flowchart

such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and, thereby, provides a 2f clock.

Digital-Signal Interrupt

With this type of circuit (Figure 10b), the $\overline{INT1}$ pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the \overline{TIMER} or $\overline{INT1}$ pin logic is dependent on the parameter labeled t_{WL} , t_{WH} . Refer to **TIMER** for additional information.

SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit

is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

TIMERS

The MCU has four timers and two programmable prescalers. The timers are identified as timer A, B, C, and the auxiliary counter. Refer to Figure 11 for timers A, B, and C block diagram. The following paragraphs described the different timers.

TIMER A

Timer A is an 8-bit programmable down counter, which can be loaded under program control. Timer A also




Figure 10. External Interrupt

includes a modulus latch which allows the timer to be "auto-reloaded." As clock inputs are received, timer A decrements toward \$00. When \$00 is reached, bit 7 in the timer A control register is set and the timer is reloaded with the contents of the modulus latch. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TACR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software. There are three ways of loading data from the modulus latch into timer A as described in the following paragraphs.

Direct Loading

When the MCU writes to timer A data register, the data is latched by the modulus latch, and forced into the timer. This operation requires that TACR3 be cleared.

Asynchronous External Event Loading

When TACR3 is a logic one, the contents of the modulus latch are transferred to the timer at the rising edge of INT2 interrupt request bit (MR7) gated with interrupt request mask bit (MR6). If this loading is used, care must be taken in programming as it will start an interrupt service routine if the I bit in the CCR is clear. Loading \$00 to timer A allows a countdown of 256 clocks before the next \$00 state is reached.

Auto-Loading

The modulus latch is automatically loaded when the timer reaches \$00. This loading is dependent on the setting of TACR3. Auto-loading also occurs in both the previous loading modes. Timer A can be read at any time without affecting the countdown of the timer. The timer and modulus latch are set to \$FF on reset.

NOTE

Loading \$01 to timer A should be avoided when operating with a divide-by-one prescaler. Doing so

will inhibit timer A auto-loading, interrupt generation, and port B toggle mechanisms.

TIMER A CONTROL REGISTER \$09

7	6	5	4	3	2	1	0
TACR7	TACR6	TACR5	TACR4	TACR3	TACR2	TACR1	TACR0
RESET:							
0	1	0	0	0	0	0	0

TACR7 — Timer A Interrupt Request Flag

1 = Timer A has transition to \$00

0 = Software or reset cleared

TACR6 — Timer A Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TACR5 — External or Internal Bit

1 = External clock source for prescaler 1

0 = Internal clock source for prescaler 1

TACR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER1 PC0).

TACR5	TACR4	Prescaler 1 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER1 PC0*
1	0	Inputs Disabled
1	1	PRESCALER1 PC0* Low-to-High Transition

*The status of PRESCALER1 PC0 depends upon the data direction status of PRESCALER1 PC0. If PRESCALER1 PC0 is an output, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER1 PC0.

TACR3 — Timer A Load Mode Control

1 = Asynchronous external event loading (INT2 driven loading is enabled)

0 = Allows direct loading of timer A

TACR2, TACR1, TACR0 — Prescaler 1 Division Ratio Control Bits

When set, these bits select one of eight possible outputs on prescaler 1.




Figure 11. Timers A, B, and C Block Diagram

TACR2	TACR1	TACR0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

TIMER B

This is a 16-bit timer which is accessed via two registers (\$0B for the most-significant byte (MSB) and \$0C for the least-significant byte (LSB)). The MSB has a "pipeline" latch that allows a "snap shot" value of the entire 16 bits to be read. Read/write operations to the LSB are direct. The LSB can be read at anytime without disturbing the count. When the LSB is read, the contents of the MSB are loaded into the pipeline latch so a read of the MSB is actually the contents of the latch.

When writing to the LSB, the contents are immediately entered into the timer. At the same time the pipeline contents are forced into the MSB of the timer. This allows a 16-bit word to be placed into the timer data register during a LSB write operation. An underflow condition is also generated when value \$00 is reached. This state can be used to toggle bit 0 or bit 1 of port B directly under the control of the miscellaneous register (MR0), the SPI control register, and the port B data direction register. Setting TBCR6 or the I bit in the condition control register will prevent timer interrupts from being processed. The timer interrupt request bit *MUST* be cleared by software.

TIMER B CONTROL AND STATUS REGISTER \$0D

7	6	5	4	3	2	1	0
TBCR7	TBCR6	TBCR5	TBCR4	TBCR3	TBCR2	TBCR1	TBCR0

RESET:

0 1 0 0 0 0 0 0

TBCR7 — Timer B Interrupt Request Flag

1 = Timer B has transition to \$00

0 = Software or reset cleared

TBCR6 — Timer B Interrupt Request Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TBCR5 — External or Internal Bit

1 = External clock source for prescaler 2

0 = Internal clock source for prescaler 2

TBCR4 — External Enable Bit

Control bit used to enable the external timer pin (PRESCALER2/PC1).

TBCR5	TBCR4	Prescaler 2 Clock Source
0	0	Internal Clock
0	1	AND of Internal Clock and PRESCALER2/PC1*
1	0	Inputs Disabled
1	1	PRESCALER2/PC1* Low-to-High Transition

*The status of PRESCALER2/PC1 depends upon the data direction status of PRESCALER2/PC1. If PRESCALER2/PC1 is an out-

put, then the clock source is equal to the port data register content, independent of the port electrical loading. If an input, then the clock source is the logic level of PRESCALER2 PC1.

TBCR3, TBCR2, TBCR1, TBCR0 — Prescaler 2 Division Ratio Control Bits

When set, these bits select one of eight possible output on prescaler 2.

TBCR3	TBCR2	TBCR1	TBCR0	Divide By
0	0	0	0	1
0	0	0	1	2
0	0	1	0	4
0	0	1	1	8
0	1	0	0	16
0	1	0	1	32
0	1	1	0	64
0	1	1	1	128
1	0	0	0	256
1	0	0	1	512
1	0	1	0	1024
1	0	1	1	2048
1	1	0	0	4096
1	1	0	1	8192
1	1	1	0	16384
1	1	1	1	32768

TIMER C

Timer C is an 8-bit programmable down counter. The timer contains a modulus latch which allows the timer to be auto reloaded. The timer auto reloads with the contents of the modulus latch upon every \$01 to \$00 transition. Timer C contains a capture register. This read-only register and the contents are refreshed by the contents of the data register during the capture instance. The timer can be written to at any time, and the contents of both the data register and modulus latch are updated immediately. The timer is set to \$FF on reset, but the contents of the capture register are not valid until the first capture after reset.

TIMER C CONTROL REGISTER \$015

7	6	5	4	3	2	1	0
TCOF	TCOM	TCCF	TCCM	TCEG	TCCS	TCCL1	TCCLO

RESET:

0 1 0 0 0 0 0 0

TCOF — Timer C Overflow Flag

1 = Timer C has transition to \$00

0 = Software or reset cleared

TCOM — Timer C Interrupt Mask

1 = Interrupt request inhibited

0 = Interrupt request not inhibited

TCCF — Timer C Capture Flag

1 = Proper capture occurred on PRESCALER1 or PRESCALER2. No new capture occurs when set

0 = Software or reset cleared

TCCM — Timer C Capture Interrupt Request Mask

- 1 = Inhibits interrupt request generated from TCCF
- 0 = Does not inhibit interrupt request generated from TCCF

TCEG — Timer C Capture Edge Select

- 1 = Selects rising edge of PC0 or PC1 to be capture instance
- 0 = Selects falling edge of PC0 or PC1 to be capture instance

TCCS — Timer C Capture Source Select

- 1 = Select PRESCALER2/PC1 as capture source
- 0 = Select PRESCALER1/PC0 as capture source

TCCL1 and TCCL0 — Timer C Clock Source Select
Clock source selection is defined below.

TCCL1	Timer C Source
0	Internal Clock
0	Internal Clock
1	MR1 Status*
1	MR1 Status*

TCCL0	Timer B Source
0	Internal Clock
1	MR1 Status*
0	Internal Clock
1	MR1 Status*

NOTES:

- *Denotes prescaler 1 or 2 clock source depending on miscellaneous register bit 1 (MR1) status.
- MR1 bit cleared (logic zero) at reset:
Prescaler 1 clock selected to timer A
Prescaler 2 clock selected to timer B and C
- MR1 bit set (logic one):
Prescaler 1 clock selected to timer B and C
Prescaler 2 clock selected to timer A
- Prescaler 1 output determined by the status of Timer A control register bits 2, 1, and 0 (TACR2, TACR1, and TACR0).
- Prescaler 2 output determined by the status of Timer B control register bits 3, 2, 1, and 0 (TBCR3, TBCR2, TBCR1, and TBCR0).

PRESCALER 1

Prescaler 1 is a 7-bit binary down counter whose value is selected by TACR2, TACR1, and TACR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler cross-couple bit (MR1). The type of clock source to prescaler 1 may be selected by TACR5 and TACR4. Prescaler 1 is set to \$7F at reset or under program control when a one is written to prescaler 1 clear bit (MR3).

PRESCALER 2

Prescaler 2 is a 15-bit down counter; its value is selected by TBCR3, TBCR2, TBCR1, and TBCR0. The selected output is used as the clock input to either timer A or B, depending upon the status of the prescaler cross-couple bit (MR1). The type of clock source to prescaler 2 may be selected by TBCR5 and TBCR4. Prescaler 2 is set to \$7FFF at reset or under program control when a one is written to prescaler 2 clear bit (MR2).

AUXILIARY COUNTER

This register is a fixed counter which is clocked by the internal clock (f_{osc} divided by four). Total count period is 4095 cycles. The MCU communicates with this counter via the miscellaneous register (MR5 and MR4). Count-down may be aborted at any time under program control,

which also resets the counter to 4095 and clears MR5. When MR4 is clear and MR5 is set as a result of counter time out, the reset pin is internally pulled to ground. If the MCU loses control of the program, the "watchdog" timer will bring the MCU back to reset. Refer to Figure 12 for counter operation diagram.

EPROM PROGRAMMING

ERASING THE EPROM

The EPROM can be erased by exposure to high-intensity ultraviolet (UV) light with a wavelength of 2537Å. The recommended integrated dose (UV intensity \times exposure time) is 25Ws/cm². The lamps should be used without software filters, and the MCU should be positioned about one inch from the UV tubes. Ultraviolet erasure clears all bits of the EPROM to the "zero" state. Data can then be entered by programming "ones" into the desired bit locations.

CAUTION

Be sure that the EPROM window is shielded from light except when erasing. This protects both the EPROM and light-sensitive nodes.

MASK OPTION REGISTER (MOR) \$F1E

The MOR is implemented in EPROM and contains all zeros prior to programming. The MOR bits are described in the following paragraphs. This register is not affected by reset.

7	6	5	4	3	2	1	0
CLK	TOPT	PBTS	LVI	*	*	*	SEC

CLK — Clock (oscillator type)

- 1 = Resistor Capacitor (RC)
- 0 = Crystal

TOPT — Timer Option

- 1 = Enables timer C
- 0 = Disables timer C

PBTS — Port B Toggle Source

This bit is not used on the TJ6 mask set. When cleared the operation is the same as the TJ6 mask set operation.

- 1 = Port B toggle source will come from the timer B overflow even if a write operation is performed on timer C

- 0 = After the first write operation to timer C, the toggle source coming from the timer B overflow is replaced by the timer C overflow. If no write operation is performed on timer C, then timer B is the port B toggle source.

LVI — Low Voltage Inhibit

- 1 = Enables low-voltage detection circuitry
- 0 = Disables low-voltage detection circuitry

Bits 1-3

User available register bits during normal mode of operation

SEC — Security

For full security, this bit must be set in the MOR and mirror MOR (\$F16).

- 1 = Enables EPROM read protection
- 0 = Disables EPROM read protection

3




Figure 12. Auxiliary Counter Operation

PROGRAMMING CONTROL REGISTER (PCR) \$012

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	1	0	1	1	VPON	PGE	PLE

RESET:
U U U U U 1 1 1

PLE — Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared anytime.

1 = Read EPROM

0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset.

1 = Inhibit EPROM programming

0 = Enable EPROM programming (if PLE is low)

VPON — Vpp On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

1 = No high voltage of Vpp pin

0 = High voltage on Vpp pin

NOTE

VPON being "zero" does not indicate that the Vpp level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions
0	0	0	Programming enabled (program EPROM byte)
1	0	0	PGE and PLE bits disabled
0	1	1	Programming disabled (latch address and data in EPROM)
1	1	0	PGE and PLE disabled
0	0	0	Invalid state
1	0	1	Invalid state
0	1	1	Voltage applied to RESET Vpp pin
1	1	1	PGE and PLE disabled (operating mode)

PROGRAMMING

The MCU bootstrap program can be used to program the EPROM. The vectors at address \$FF6 and \$FF7 are used to start the program. This vector is fetched when V_{HTP} is applied to the PRESCALER PC0 pin and the RESET pin is allowed to rise above V_{RES+} . The level on the PRESCALER PC1 pin, when the RESET Vpp pin rises above V_{RES+} , determines which programming mode is selected. A high level on PRESCALER PC1 selects the auto-programming operation.

A M2532/2732 UV EPROM must first be programmed with the same information that is to be transferred to the MCU EPROM. Unprogrammed EPROM address locations should contain \$00 to speed up the programming operation. Figure 13 is a schematic diagram for a board and circuitry that can be used to program the MCU EPROM.

Perform the following steps to program the MCU EPROM:

1. Insert the programmed EPROM and erased MCU EPROM into U2 and U3.
2. Programming operation starts when S1 is placed to the ON position.
 - a) DS1 and DS2 illuminate.
 - b) MCU control is transferred to the bootstrap ROM, and the programming routine executed by the bootstrap loader program.
 - c) DS3 blinks during programming. When programming is complete, DS3 remains illuminated.
 - d) After two seconds DS4 will illuminate indicating the MCU has been programmed and verified.
3. Remove power by placing S1 to the OFF position and remove programmed MCU.

NOTE

No programming can be done once the MOR and mirror MOR security bit has been programmed to logic one. The only way to proceed from the secure mode to the non-secure mode is by erasing the MCU. The MCU must be reset following programming of the SEC bits to enable the security feature.

EMULATION

The MCU is designed to emulate the functions of either the MC6805S2 or MC6805S3. However, due to pin assignments, processing, and mask options, the MCU has some differences. The differences are listed as follows:

1. Port A output on the MC6805S2 S3 is a mask option. The CMOS pullup option on port A is not implemented on MC68705S3. If this option is required, pullup resistors must be installed.
2. The RC clock on the MC6805S2 S3 is a mask option. To enable the MC68705S3 RC clock, MOR bit 7 must be programmed to a logical one.
3. The LVI on the MC6805S2 S3 is a mask option. To enable the LVI on MC68705S3, MOR bit 4 must be programmed to a logical one.
4. The MC68705S3 RESET Vpp and VSTBY/AN4 INT2 PD6 electrical characteristics are different for the MC6805S2 S3.
5. Pin 4 (AN4 and VSTBY) on MC6805S2 S3 is a mask option. On the MC68705S3, pin 4 is enabled for VSTBY/AN4 INT2 PD6.
6. On MC6805S2 S3 pin 4, standby RAM contents will be lost if the voltage drops below 3.0 V. Standby RAM on the MC68705S3 will not be lost unless voltage drops below 4.0 V.
7. Above certain voltages (3.7 V typical), pin 4 will exhibit lower input impedance than the MC6805S2 S3. This may cause A/D conversion inaccuracies if the



pin is used as fifth A/D input channel. Pin 4 is always a high impedance input on the MC6805S2/S3.

8. Reset and Vpp functions share a common pin (23) on the MC68705S3. Therefore, electrical characteristics on this pin may vary from the same pin on MC6805S2/S3. The input impedance on the MC68705S3 pin is approximately equivalent to the 1.0 ohm pulldown resistor; whereas, on the MC6805S2/S3, this pin is a high impedance (220K ohms) input. Therefore, the MC68705S3 requires a pullup resistor on the RESET pin to recover from a reset condition.

SERIAL PERIPHERAL INTERFACE

The serial peripheral interface (SPI) has arbitration on the data and clock lines. The SPI communicates with the MCU via data and control registers. The SPI data and clock inputs are always taken from their respective I/O ports, regardless of the status of the data direction registers relative to that port. The SPI can operate in modes from auto clocked (NRZ), half duplex, and full duplex with from a one to a four wire combination. Refer to Figure 14 for the SPI block diagram.

SPI CONTROL AND STATUS REGISTER

This 8-bit register contains the status and control bits relative to SPI operations. The SPI control register operation is shown in Figure 15. The SPI control and status register bits can be set or cleared under program control.

7	6	5	4	3	2	1	0
SPICR7	SPICR6	SPICR5	SPICR4	SPICR3	SPICR2	SPICR1	SPICR0

RESET:

0 1 0 0 0 0 0 0

SPICR7 — SPI Interrupt Request Bit

Set on eighth data input strobe. MCU services this interrupt if I bit is clear in CCR.

- 1 = Interrupt request (if SPICR6 not masked)
- 0 = No interrupt pending

SPICR6 — SPI Interrupt Request Mask Bit

- 1 = Disables interrupt request from SPICR7
- 0 = Enables interrupt request from SPICR7

SPICR5 — SPI Clock Sense Bit/Bus-Busy Flag

Dual-function bit controlled by the status of SPICR4.

- 1 = Start SPI operation when SPICR4 = 1. Input data latched on positive edge and output data changed on negative edge of SPI clock when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Input data latched on negative edge and output data changed on positive edge of SPI clock when SPICR4 = 0.

SPICR4 — SPI Operation Enable Bit

This bit determines the functions of SPICR5 and SPICR2.

- 1 = Enables SPI data register shifting, data and clock arbitration logic, and slave select input logic
- 0 = Disables SPI data register shifting, data and clock arbitration logic, and slave select input logic

SPICR3 — SPI Data Output Select Bit

- 1 = Output of the SPI data register is loaded to port B3 data register at the appropriate SPI clock edge

selected by SPICR5, during the active transaction mode

- 0 = Output of the SPI data register is loaded to port B2 data register at the appropriate SPI clock edge selected by SPICR5, during the active transaction mode

SPICR2 — Port B1 Toggle Enable/Start Bit

Dual-function bit controlled by the status of SPICR4.

- 1 = Start bit is set by negative transition of the data input of the SPI data shift register while the clock is at the idle level when SPICR4 = 1. Start bit set under program control to enable port B1 data register toggle facility when SPICR4 = 0.
- 0 = Stop SPI operation when SPICR4 = 1. Cleared under program control when SPICR4 = 0.

SPICR1 — Mode Fault Flag

- 1 = (a) Mode flag is set when SPI data output arbitration occurs on the SPI data output port (PB3 or PB2) selected by SPICR3. The MCU loses data mastership, and the SPI data output port DDR is cleared.
- (b) Mode flag is set if a low level is detected on slave input PB0. Then, the MCU loses clock mastership switching to the clock slave mode, and port B1 DDR is cleared.
- (c) Mode flag is set during the idle mode when a negative clock edge is detected on the SPI clock input, and the port B1 data register is cleared.

- 0 = Cleared under program control

SPICR0 — SPI Input Data Select Bit

- 1 = SPI data from port B3 is latched into the SPI data register
- 0 = SPI data from port B2 is routed to the input of the SPI data register

SPI DATA REGISTER

This register can be written to any time and can also be read, regardless of serial operations, without disturbing the data. A one bit shift to the left occurs each time there is a data input strobe while the LSB is loaded with data from port B2 or B3. The MSB is loaded every time there is data output strobe. Data input and output strobes are generated internally only during the active transaction time.

SPI DIVIDE-BY-EIGHT COUNTER

The counter is cleared during SPI deselect or idle modes. A count occurs at every data input strobe during the active transaction mode. At overflow, SPICR7 is set which puts the SPI in idle mode and blocks all data input and output strobes. The counter is cleared when PB0 is high if the SPI is in the slave mode or when a "start" condition is detected.

SPI OPERATION

The SPI can operate in a variety of modes. Software assisted protocols may be defined to upgrade the hardware versatility and/or system performance of the MCU. Some features common to all operating modes are summarized in Table 1 and in the following paragraphs.




Figure 14. Serial Peripheral Interface Block Diagram



- ## SELECT INPUT OPERATION

An external device supplies slave select information via port B0. If slave select is not used, set port B0 to output mode to inhibit slave select function.

The following paragraphs describe clock master and clock slave operating modes of the SPI.

Master Mode Slave Select Actions

The MCU monitors slave select input in master mode to assure that it stays false. If slave select goes true, the MCU exits master mode and becomes a slave. This implies that a write collision has occurred which means two

Table 1. Summary of SPI Operations

DEFINITIONS Transmitter — Data Master: DDRB2 or 3 = 1 Receiver — Data Slave: DDRB2 or 3 = 0 Clock Master: DDRB1 = 1 Clock Slave: DDRB1 = 0 Transaction Mode: SPICR4 = 1 1) Active: $SPICR7 \bullet (DDR\overline{B0} \bullet PB0 + DDRB0)$ if DDRB1 = 0 (clock slave mode) or $SPICR7 \bullet (DDR\overline{B0} \bullet PB0 + DDRB0)$ if DDRB1 = 1 (clock master mode) Clock Pulses allowed, data shifted 2) Idle: $SPICR7 + DDR\overline{B0} \bullet PB0$ if DDRB1 = 0 (clock slave mode) Clock pulses blocked, data output line in high-impedance state Deselect Mode: SPICR4 = 0 – No SPI Operations
SLAVE SELECT INPUT Slave Select Input: SPISS – PB0 If $DDR\overline{B0} = 0$ then so SPISS action on MCU 1) Master Mode: SPISS = 1 DDRB1 = 1 SPISS 1 – 0: Switch to Slave Mode (DDRB1 1 – 0) Set SPICR1 (Mode Fault Flag) 2) Slave Mode: SPISS = 0 DDRB1 = 0 External clock is allowed to shift data in out. If SPISS is pulled high, the external clock input pulses are inhibited; no data shift; divide-by-eight counter cleared; SPID (PB2 or PB3) switched to high-impedance state. Used as Chip-Select Input
DATA ARBITRATION Data master loses data mastership when data collision occurs during internal data strobe time. If SPID output port (PB2 or PB3) = 1 while actual pin level is pulled low externally — conflict detected at internal data strobe time. Then SPICR1 (mode fault flag) is set; SPID output port DDR (B2 or B3) 1 \bullet 0 (high-impedance state).
CLOCK ARBITRATION MCU has clock mastership (DDRB1 = 1) 1) Via SPISS line ($DDR\overline{B0} = 0$). If SPISS is pulled low, then clock mastership lost; $DDR\overline{B1}$ 1 \bullet 0 (high-impedance state); SPICR1 is set (mode fault flag). 2) Via clock line SPICL ($DDR\overline{B1} = 1$ and $DCRB5 = 0$) Condition: SPICL must have open-drain output ($DCRB5 = 0$) If clock line is held low externally then clock mastership is not lost; minimum t_{CLH} and t_{CLK} times are guaranteed. If SPICL goes low during idle mode then $SPICR1 = 1$ and clock line is switched low to inhibit the system clock.
MODE FAULT FLAG OPERATION (SPICR1) Flag set when any of the following conditions occur: Data arbitration occurs on SPID output. Clock arbitration with SPISS during master to slave switching. Clock arbitration via clock line if $SPICL$ 1 \bullet 0 during idle.
START, STOP, AND CLOCK IDLE CONDITIONS Clock Idle: The clock level just prior to the transition that causes data on the serial output data line to be changed is defined as the SPI clock idle state. $SPICR5 = 0$: SPICL Idle = Low State $SPICR5 = 1$: SPICL Idle = High State These definitions are necessary for determining start and stop conditions.
<p style="text-align: center;">NOTE</p> <p style="text-align: center;">Clock idle state can only be defined if $SPICR4 = 0$ (Deselect Mode)</p> Start Condition: Any negative transition of the data input line (PB2 or PB3) during an SPICL idle state. Stop Condition: Any positive transition of the data input line during an SPICL idle state.

Table 2. Port B Status During SPI Operation

Port Name	Use	Input	Output	Comments
PB0 PB0	SPISS Data	Yes No	No Yes	Used as slave select input Used as "busy" signal or any digital output
PB1 PB1	SPICL SPICL	Yes No	No Yes	Clock slave Clock master
PB2 PB2 PB2	SPID SPID Data	Yes No Yes	No Yes Yes	SPI data input SPICR0 = 0 SPI data output SPICR3 = 0 Any digital signal SPICR3 = 1
PB3 PB3 PB3	SPID SPID Data	Yes No Yes	No Yes Yes	SPI data input SPICR0 = 1 SPI data output SPICR3 = 1 Any digital signal SPICR3 = 0

devices attempted to become masters. Write collisions normally result from a software error, and the default master must clean up the system. The mode fault flag is set to signal that clock mastership is lost. Slave select actions can take place during either active or idle transaction modes.

Slave Select Input Actions During Slave Mode

The current clock master generates slave select to enable one of several slaves to accept or return data. The SS signal must go low before serial clock pulses occur and must remain low until after the eighth serial clock cycle. Individual lines or a daisy chain can be used for multiple slaves. When SS is high, the following occur:

- Serial data output is forced to a high-impedance state without affecting the DDR status.
- Serial clock input pulses are inhibited from generating internal data output and input strobe pulses.
- The eight-bit counter is cleared.

SPI OPERATING MODES

Six methods of operating the SPI are discussed in the following paragraphs.

One-Wire Autoclocked Mode

Various SPI devices can be connected on a single wire, with data transmission using an implicit clock, and each device being its own clock master.

Two-Wire Half-Duplex Mode

In this mode, separate data and clock lines connect the elements in the system. Data and clock mastership should be monitored via protocol included in the data patterns. A transmitter can send all zeros to take all other transmitters off the bus.

Three-Wire Half-Duplex Mode with Slave Select Input

This mode is the same as the half-duplex mode except that the slave select input allows using the MCU as a peripheral in a system where clock mastership is passed through the slave select line. Typically, the slave select lines can be wired together. The current master sets its slave select line in the output mode prior to a serial trans-

mission and pulls it low to indicate that the system is busy. This allows the clock master to retain mastership until the end of transmission. Software protocol can be arranged so that slaves do not request mastership until their slave select lines go high. At the end of a transmission, the current master pulls SPISS high and puts the SPISS port (PB0) in the input mode. A slave requesting clock mastership pulls the SPISS line low, removing the current master from the line. Time multiplexed protocols may be required to avoid simultaneous mastership requests.

Three-Wire Full-Duplex Mode

This mode allows the MCU to operate simultaneously as transmitter and receiver. Bus or daisy-chain networks are feasible. Protocols in the data stream are required to change:

- Clock masters
- The number of transmitters in the system
- The direction of data flow in daisy-chained systems with collision

It is possible for the MCU to shift out one byte of data while receiving another, as illustrated in Figure 16. This eliminates the need for XMIT EMPTY or REC FULL status bits.

Three-Wire Full-Duplex Mode with Clock Arbitration

This mode is a mix of the three-wire full-duplex mode and two-wire half-duplex mode with clock arbitration, where the SPI clock line operates as a wire-or. Simultaneous masters are allowed, and clock arbitration is via the clock line.

Four-Wire Full-Duplex Mode with Slave-Select Input

This mode is similar to the three-wire full-duplex mode in network construction and to the three-wire half-duplex mode with slave-select input in clock arbitration and slave selection. Refer to Figure 17.

ANALOG-TO-DIGITAL CONVERTER

The chip resident 8-bit analog-to-digital (A/D) converter uses a successive approximation technique as shown in




Figure 16. Daisy Chain/Cascade Organization

3

Figure 18. Four external analog inputs can be connected to the A/D through a multiplexer via port D. Four internal analog channels ($V_{RH} - V_{RL}$, $V_{RH} - V_{RL}/2$, $V_{RH} - V_{RL}/4$, and V_{RL}) may be selected for calibration. The accuracy of these internal channels may not meet the accuracy specifications of the external channels.

A fifth external analog input (AN4) is available via the mask option. When selected, it replaces the V_{RH} internal channel. Due to signal routing, the accuracy of this fifth channel may be slightly less than AN0-AN3.

Multiplexer selection is controlled by the A/D control register (ACR) bits 0, 1, and 2. Refer to Table 3 for multiplexer selection. The ACR is shown in Figure 18. The converter uses 30 machine cycles to complete a conversion of a sampled analog input. When the conversion is

complete, the digital value is placed in the A/D result register (ARR); the conversion flag is set; selected input is sampled again; and a new conversion begins. When ACR7 is cleared, the conversion in progress is aborted and the selected input, which is held internally, is sampled for five machine cycles.

The converter uses V_{RH} and V_{RL} as reference voltages. An input voltage equal to or greater than V_{RH} converts to \$FF. An input voltage equal to or less than V_{RL} , but greater than V_{SS} , converts to \$00. Maximum and minimum ratings must not be exceeded. Each analog input source should use V_{RH} as the supply voltage and be referenced to V_{RL} for the ratiometric conversion. To maintain full accuracy of the A/D, three requirements should be followed: (1) V_{RH} should be equal to or less




Figure 17. SPI Operation Bus Organization

Table 3. A/D Input MUX Selection

A/D Control Register			Input Selected	A/D Output (Hex)		
ACR2	ACR1	ACR0		Min	Typ	Max
0	0	0	AN0			
0	0	1	AN1			
0	1	0	AN2			
0	1	1	AN3			
1	0	0	VRH**	FE**	FF**	FF**
1	0	1	VRL*	00	00	01
1	1	0	VRH 4*	3F	40	41
1	1	1	VRH 2*	7F	80	81

*Internal (calibration) levels

**AN4 may replace the VRH calibration channel if selected via mask option.

than VCC. (2) VRL should be equal to or greater than VSS but less than maximum specifications, and (3) VRH - VRL should be equal to or greater than 4 volts.

The A/D has a built-in 1/2 LSB offset intended to reduce the magnitude of the quantizing error to $\pm 1/2$ LSB, rather than ± 0.5 LSB with no offset. This implies that, ignoring errors, the transition point from \$00 to \$01 occurs at 1/2 LSB above VRL. Similarly, the transition from \$FE to \$FF occurs 1/2 LSB below VRH, ideally.

INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The

other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following instruction list.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

3

BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and




Figure 18. A/D Block Diagram

branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions.

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 ... 7)
Branch if Bit n is Clear	BRCLR n (n = 0 ... 7)
Set Bit n	BSET n (n = 0 ... 7)
Clear Bit n	BCLR n (n = 0 ... 7)

CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No-Operation	NOP

READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	COM
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch IFF Higher	BHI
Branch IFF Lower or Same	BLS
Branch IFF Carry Clear	BCC
(Branch IFF Higher or Same)	(BHS)
Branch IFF Carry Set	BCS
(Branch IFF Lower)	(BLO)
Branch IFF Not Equal	BNE
Branch IFF Equal	BEQ
Branch IFF Half Carry Clear	BHCC
Branch IFF Half Carry Set	BHCS
Branch IFF Plus	BPL
Branch IFF Minus	BMI
Branch IFF Interrupt Mask Bit is Clear	BMC
Branch IFF Interrupt Mask Bit is Set	BMS
Branch IFF Interrupt Line is Low	BIL
Branch IFF Interrupt Line is High	BIH
Branch to Subroutine	BSR

OPCODE MAP SUMMARY

Table 4 is an opcode map for the instructions used on the MCU.

ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The


Table 4. Opcode Map

Hex	Bit Manipulation		Branch		Read-Modify-Write		Control		Register/Memory	
	BIT	BSC	REL	DIR	INH	INX	INH	INX	DIR	EXT
0	0	BSET0	BRA	NEG	NEG	NEG	001	000	IMM	EXT
1	0	BCLR0	BRA	NEG	NEG	NEG	001	000	IMM	EXT
2	0	BSET1	BRA	NEG	NEG	NEG	001	000	IMM	EXT
3	0	BCLR1	BRA	NEG	NEG	NEG	001	000	IMM	EXT
4	0	BSET2	BRA	NEG	NEG	NEG	001	000	IMM	EXT
5	0	BCLR2	BRA	NEG	NEG	NEG	001	000	IMM	EXT
6	0	BSET3	BRA	NEG	NEG	NEG	001	000	IMM	EXT
7	0	BCLR3	BRA	NEG	NEG	NEG	001	000	IMM	EXT
8	0	BSET4	BRA	NEG	NEG	NEG	001	000	IMM	EXT
9	0	BCLR4	BRA	NEG	NEG	NEG	001	000	IMM	EXT
A	0	BSET5	BRA	NEG	NEG	NEG	001	000	IMM	EXT
B	0	BCLR5	BRA	NEG	NEG	NEG	001	000	IMM	EXT
C	0	BSET6	BRA	NEG	NEG	NEG	001	000	IMM	EXT
D	0	BCLR6	BRA	NEG	NEG	NEG	001	000	IMM	EXT
E	0	BSET7	BRA	NEG	NEG	NEG	001	000	IMM	EXT
F	0	BCLR7	BRA	NEG	NEG	NEG	001	000	IMM	EXT
10	0	BSET8	BRA	NEG	NEG	NEG	001	000	IMM	EXT
11	0	BCLR8	BRA	NEG	NEG	NEG	001	000	IMM	EXT
12	0	BSET9	BRA	NEG	NEG	NEG	001	000	IMM	EXT
13	0	BCLR9	BRA	NEG	NEG	NEG	001	000	IMM	EXT
14	0	BSET10	BRA	NEG	NEG	NEG	001	000	IMM	EXT
15	0	BCLR10	BRA	NEG	NEG	NEG	001	000	IMM	EXT
16	0	BSET11	BRA	NEG	NEG	NEG	001	000	IMM	EXT
17	0	BCLR11	BRA	NEG	NEG	NEG	001	000	IMM	EXT
18	0	BSET12	BRA	NEG	NEG	NEG	001	000	IMM	EXT
19	0	BCLR12	BRA	NEG	NEG	NEG	001	000	IMM	EXT
20	0	BSET13	BRA	NEG	NEG	NEG	001	000	IMM	EXT
21	0	BCLR13	BRA	NEG	NEG	NEG	001	000	IMM	EXT
22	0	BSET14	BRA	NEG	NEG	NEG	001	000	IMM	EXT
23	0	BCLR14	BRA	NEG	NEG	NEG	001	000	IMM	EXT
24	0	BSET15	BRA	NEG	NEG	NEG	001	000	IMM	EXT
25	0	BCLR15	BRA	NEG	NEG	NEG	001	000	IMM	EXT
26	0	BSET16	BRA	NEG	NEG	NEG	001	000	IMM	EXT
27	0	BCLR16	BRA	NEG	NEG	NEG	001	000	IMM	EXT
28	0	BSET17	BRA	NEG	NEG	NEG	001	000	IMM	EXT
29	0	BCLR17	BRA	NEG	NEG	NEG	001	000	IMM	EXT
30	0	BSET18	BRA	NEG	NEG	NEG	001	000	IMM	EXT
31	0	BCLR18	BRA	NEG	NEG	NEG	001	000	IMM	EXT
32	0	BSET19	BRA	NEG	NEG	NEG	001	000	IMM	EXT
33	0	BCLR19	BRA	NEG	NEG	NEG	001	000	IMM	EXT
34	0	BSET20	BRA	NEG	NEG	NEG	001	000	IMM	EXT
35	0	BCLR20	BRA	NEG	NEG	NEG	001	000	IMM	EXT
36	0	BSET21	BRA	NEG	NEG	NEG	001	000	IMM	EXT
37	0	BCLR21	BRA	NEG	NEG	NEG	001	000	IMM	EXT
38	0	BSET22	BRA	NEG	NEG	NEG	001	000	IMM	EXT
39	0	BCLR22	BRA	NEG	NEG	NEG	001	000	IMM	EXT
40	0	BSET23	BRA	NEG	NEG	NEG	001	000	IMM	EXT
41	0	BCLR23	BRA	NEG	NEG	NEG	001	000	IMM	EXT
42	0	BSET24	BRA	NEG	NEG	NEG	001	000	IMM	EXT
43	0	BCLR24	BRA	NEG	NEG	NEG	001	000	IMM	EXT
44	0	BSET25	BRA	NEG	NEG	NEG	001	000	IMM	EXT
45	0	BCLR25	BRA	NEG	NEG	NEG	001	000	IMM	EXT
46	0	BSET26	BRA	NEG	NEG	NEG	001	000	IMM	EXT
47	0	BCLR26	BRA	NEG	NEG	NEG	001	000	IMM	EXT
48	0	BSET27	BRA	NEG	NEG	NEG	001	000	IMM	EXT
49	0	BCLR27	BRA	NEG	NEG	NEG	001	000	IMM	EXT
50	0	BSET28	BRA	NEG	NEG	NEG	001	000	IMM	EXT
51	0	BCLR28	BRA	NEG	NEG	NEG	001	000	IMM	EXT
52	0	BSET29	BRA	NEG	NEG	NEG	001	000	IMM	EXT
53	0	BCLR29	BRA	NEG	NEG	NEG	001	000	IMM	EXT
54	0	BSET30	BRA	NEG	NEG	NEG	001	000	IMM	EXT
55	0	BCLR30	BRA	NEG	NEG	NEG	001	000	IMM	EXT
56	0	BSET31	BRA	NEG	NEG	NEG	001	000	IMM	EXT
57	0	BCLR31	BRA	NEG	NEG	NEG	001	000	IMM	EXT
58	0	BSET32	BRA	NEG	NEG	NEG	001	000	IMM	EXT
59	0	BCLR32	BRA	NEG	NEG	NEG	001	000	IMM	EXT
60	0	BSET33	BRA	NEG	NEG	NEG	001	000	IMM	EXT
61	0	BCLR33	BRA	NEG	NEG	NEG	001	000	IMM	EXT
62	0	BSET34	BRA	NEG	NEG	NEG	001	000	IMM	EXT
63	0	BCLR34	BRA	NEG	NEG	NEG	001	000	IMM	EXT
64	0	BSET35	BRA	NEG	NEG	NEG	001	000	IMM	EXT
65	0	BCLR35	BRA	NEG	NEG	NEG	001	000	IMM	EXT
66	0	BSET36	BRA	NEG	NEG	NEG	001	000	IMM	EXT
67	0	BCLR36	BRA	NEG	NEG	NEG	001	000	IMM	EXT
68	0	BSET37	BRA	NEG	NEG	NEG	001	000	IMM	EXT
69	0	BCLR37	BRA	NEG	NEG	NEG	001	000	IMM	EXT
70	0	BSET38	BRA	NEG	NEG	NEG	001	000	IMM	EXT
71	0	BCLR38	BRA	NEG	NEG	NEG	001	000	IMM	EXT
72	0	BSET39	BRA	NEG	NEG	NEG	001	000	IMM	EXT
73	0	BCLR39	BRA	NEG	NEG	NEG	001	000	IMM	EXT
74	0	BSET40	BRA	NEG	NEG	NEG	001	000	IMM	EXT
75	0	BCLR40	BRA	NEG	NEG	NEG	001	000	IMM	EXT
76	0	BSET41	BRA	NEG	NEG	NEG	001	000	IMM	EXT
77	0	BCLR41	BRA	NEG	NEG	NEG	001	000	IMM	EXT
78	0	BSET42	BRA	NEG	NEG	NEG	001	000	IMM	EXT
79	0	BCLR42	BRA	NEG	NEG	NEG	001	000	IMM	EXT
80	0	BSET43	BRA	NEG	NEG	NEG	001	000	IMM	EXT
81	0	BCLR43	BRA	NEG	NEG	NEG	001	000	IMM	EXT
82	0	BSET44	BRA	NEG	NEG	NEG	001	000	IMM	EXT
83	0	BCLR44	BRA	NEG	NEG	NEG	001	000	IMM	EXT
84	0	BSET45	BRA	NEG	NEG	NEG	001	000	IMM	EXT
85	0	BCLR45	BRA	NEG	NEG	NEG	001	000	IMM	EXT
86	0	BSET46	BRA	NEG	NEG	NEG	001	000	IMM	EXT
87	0	BCLR46	BRA	NEG	NEG	NEG	001	000	IMM	EXT
88	0	BSET47	BRA	NEG	NEG	NEG	001	000	IMM	EXT
89	0	BCLR47	BRA	NEG	NEG	NEG	001	000	IMM	EXT
90	0	BSET48	BRA	NEG	NEG	NEG	001	000	IMM	EXT
91	0	BCLR48	BRA	NEG	NEG	NEG	001	000	IMM	EXT
92	0	BSET49	BRA	NEG	NEG	NEG	001	000	IMM	EXT
93	0	BCLR49	BRA	NEG	NEG	NEG	001	000	IMM	EXT
94	0	BSET50	BRA	NEG	NEG	NEG	001	000	IMM	EXT
95	0	BCLR50	BRA	NEG	NEG	NEG	001	000	IMM	EXT
96	0	BSET51	BRA	NEG	NEG	NEG	001	000	IMM	EXT
97	0	BCLR51	BRA	NEG	NEG	NEG	001	000	IMM	EXT
98	0	BSET52	BRA	NEG	NEG	NEG	001	000	IMM	EXT
99	0	BCLR52	BRA	NEG	NEG	NEG	001	000	IMM	EXT
100	0	BSET53	BRA	NEG	NEG	NEG	001	000	IMM	EXT
101	0	BCLR53	BRA	NEG	NEG	NEG	001	000	IMM	EXT
102	0	BSET54	BRA	NEG	NEG	NEG	001	000	IMM	EXT
103	0	BCLR54	BRA	NEG	NEG	NEG	001	000	IMM	EXT
104	0	BSET55	BRA	NEG	NEG	NEG	001	000	IMM	EXT
105	0	BCLR55	BRA	NEG	NEG	NEG	001	000	IMM	EXT
106	0	BSET56	BRA	NEG	NEG	NEG	001	000	IMM	EXT
107	0	BCLR56	BRA	NEG	NEG	NEG	001	000	IMM	EXT
108	0	BSET57	BRA	NEG	NEG	NEG	001	000	IMM	EXT
109	0	BCLR57	BRA	NEG	NEG	NEG	001	000	IMM	EXT
110	0	BSET58	BRA	NEG	NEG	NEG	001	000	IMM	EXT
111	0	BCLR58	BRA	NEG	NEG	NEG	001	000	IMM	EXT

Abbreviations for Address Modes

INH Inherent
 IMM Immediate
 DIR Direct
 EXT Extended
 REL Relative
 BSC Bit Set/Clear
 BIT Bit Test and Branch
 BTB Indexed, 1 Byte (8-Bit) Offset
 IX Indexed, 2 Byte (16-Bit) Offset
 IX2

LEGEND



immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from -126 to -129 from the opcode address.

INDEXED, NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such,

tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Thus, any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to -130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

ELECTRICAL SPECIFICATIONS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to +7.0	V
Input Voltage	V_{in}	-0.3 to +15.0 -0.3 to +7.0	V
Port A and C Source Current per Pin (One at a Time)	I_{out}	10	mA
Operating Temperature Range MC68705S3S MC68705S3CS	T_A	0 to 70 -40 to +85	°C
Storage Temperature Range	T_{stg}	-55 to +150	°C
Junction Temperature Cerdip	T_J	175	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation, it is recommended the V_{in} and V_{out} be constrained to the range $V_{SS} < (V_{in} \text{ or } V_{out}) < V_{CC}$. Reliability of operation is enhanced if unused inputs except EXTAL are tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{CC}).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance Cerdip	θ_{JA}	60	°C/W

POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

where:

- T_A = Ambient Temperature, °C
- θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W
- P_D = $P_{INT} + P_{PORT}$
- P_{INT} = $I_{CC} \times V_{CC}$, Watts — Chip Internal Power
- P_{PORT} = Port Power Dissipation, Watts — User Determined

For most applications, $P_{PORT} < P_{INT}$ and can be neglected. P_{PORT} may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between P_D and T_J (if P_{PORT} is neglected) is:

$$P_D = K + (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .




Figure 19. TTL Equivalent Test Load (Port B)





Figure 20. CMOS Equivalent Test Load (Port A)

ELECTRICAL CHARACTERISTICS(V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H, unless otherwise noted)


Characteristic	Symbol	Min	Typ	Max	Unit
RESET Hysteresis Voltages "Out of Reset" "Into Reset"	V _{IRES} + V _{IRES} -	1.3 1.5 0.8	— — —	2.0 2.5 1.8	V
Standby Supply Voltage (α V _{CC} = 0 V)	V _{STBY}	4.0	—	V _{CC} - 0.7	V
Standby Current (V _{STBY} = 4.0 V)	I _{STBY}	—	1.0	5.0	mA
Power Dissipation — No Port Loading (V _{CC} = 5.75 V, T _A = 0°C) (V _{CC} = 5.75 V, T _A = -40°C)	P _D	— —	800 925	1006 1092	mW
Low Voltage Recover	V _{LVR}	—	—	4.75	V
Low Voltage Inhibit	V _{LVI}	—	3.75	—	V
Input Current INT (V _{in} = 2.4 V to V _{CC}) EXTAL (V _{in} = 2.4 V to V _{CC} Crystal Option) (V _{in} = 0.4 V Crystal Option) RESET (V _{in} = 5.75 V)	I _{in}	— — — —	20 — — 2500	50 10 -1600 3800	μA

PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS(V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = 20° to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Programming Voltage	V _{PP}	20.0	21.0	22.0	V
V _{PP} Supply Current V _{PP} = 21.0 V	I _{PP}	—	—	30	mA
Programming Oscillator Frequency	f _{OSCP}	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (PC0 Pin) (α I _{IHTP} = 100 μA Max)	V _{IHTP}	9.0	12.0	15.0	V



**Figure 21. TTL Equivalent
Test Load (Ports A and C)**



**Figure 22. Open-Drain Equivalent
Test Load (PB1, PB2, and PB3)**

SWITCHING CHARACTERISTICS(V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H), unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Oscillator Frequency	f _{osc}	0.4	—	4.2	MHz
Cycle time (4 f _{osc})	t _{cyc}	0.95	—	10	μs
INT, INT2, and TIMER Pulse Width RESET Pulse Width	t _{WL} , t _{WH} t _{RWL}	t _{cyc} - 250	—	—	ns
RESET Delay Time (External Capacitance = 1 μF)	t _{RHL}	—	100	—	ns
INT Zero-Crossing Detection Input Frequency (for ±5 Accuracy)	f _{INT}	0.03	—	1	kHz
External Clock Input Duty Cycle (EXTAL)	—	40	50	60	%
Oscillator Startup Time Crystal	t _{su}	—	—	100	ms
SPICL High Time	t _{SPICLH}	4	—	—	t _{cyc}
SPICL Low Time	t _{SPICHL}	4	—	—	t _{cyc}
SPICL Rise and Fall Time	t _{Sr} , t _{Sf}	—	—	1	μs
SPID Input Data Setup Time	t _{SDS}	2	—	—	t _{cyc}
SPID Input Data Hold Time	t _{SDH}	2	—	—	t _{cyc}
SPICL to SPISS Lag Time	t _{SSLG}	4	—	—	t _{cyc}
SPISS to SPICL Lead Time	t _{SSLD}	4	—	—	t _{cyc}
Start Bit to First Clock Lead Time	t _{STL}	1	—	—	t _{cyc}
External Timer Input to Timer Change Time	t _{PCT}	3	—	—	t _{cyc}
Timer Change to Port B Toggle Time	t _{TPB}	2	—	—	t _{cyc}
INT2 to Timer A Load Time	t _{INTL}	3	—	—	t _{cyc}

3

A/D CONVERTER CHARACTERISTICS(V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H), unless otherwise noted)

Characteristic	Min	Typ	Max	Unit	Comments
Resolution	8	8	8	Bits	
Non-Linearity*	—	—	± 1 2	LSB	After removing zero-offset and full-scale errors
Quantizing Error	—	—	± 1 2	LSB	
Conversion Range V _{RH} V _R V _{RL}	— V _{SS}	— —	V _{CC} 0.2	V	A/D accuracy may decrease proportionately as V _{RH} - V _{RL} is reduced below 4.0 V. The sum of V _{RH} and V _{RL} must not exceed V _{CC}
Conversion Time	30	30	30	t _{cyc}	Includes sampling time
Monotonicity	(Inherent within total error)				
Sample Time	5	5	5	t _{cyc}	
Sample Hold Capacitance, Input	—	—	25	pF	
Analog Input Voltage	V _{RL}	—	V _{RH}	V	Transients on any analog lines are not allowed at any time during sampling or accuracy may be degraded

*For V_{RH} = 4.0 V to 5.0 V and V_{RL} = 0 V.

PORT ELECTRICAL CHARACTERISTICS(V_{CC} = +5.25 Vdc ± 0.5 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Port B					
Output Low Voltage, I _{Load} = 3.2 mA	V _{OL}	—	—	0.4	V
Output Low Voltage, I _{Load} = 10 mA (Sink)	V _{OL}	—	—	1.0	V
Output High Voltage, I _{Load} = -200 μA	V _{OH}	2.4	8	—	V
Darlington Current Drive (Source)*, V _O = 1.5 V	I _{OH}	1.0	—	10	mA
Input High Voltage	V _{IH}	2.0	—	V _{CC} - 0.7	V
Input Low Voltage	V _{IL}	V _{SS}	—	0.8	V
Hi-Z State Input Current	I _{TSI}	—	2	10	μA
Port C and Port A					
Output Low Voltage, I _{Load} = 1.6 mA	V _{OL}	—	—	0.4	V
Output High Voltage, I _{Load} = -100 μA	V _{OH}	2.4	—	—	V
Input High Voltage	V _{IH}	2.0	—	V _{CC} - 0.7	V
Input Low Voltage	V _{IL}	V _{SS}	—	0.8	V
Hi-Z State Input Current	I _{TSI}	—	2	10	μA
Port D (Digital Inputs Only)					
Input High Voltage	V _{IH}	2.0	—	V _{CC} - 0.7	V
Input Low Voltage	V _{IL}	V _{SS}	—	0.8	V
Input Current**	I _{IN}	—	1	10	μA

*Not applicable if programmed to open-drain state.

**PD4 V_{RL} — PD5 V_{RH}.

The A/D conversion resistor (15 kΩ typical) is connected internally between these two lines, impacting their use as digital inputs in some applications.

ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705S3.

Table 5. Generic Information

Package Type	Temperature	Order Number
Cerdip (S Suffix)	0 C to 70 C - 40 C to - 85 C	MC68705S3S MC68705S3CS

MECHANICAL DATA

PIN ASSIGNMENTS

VSS	1	•	28	NUM
PRESCALER1/PC0	2		27	EXTAL
PRESCALER2/PC1	3		26	XTAL
VSTBY/AN4/INT2/PD6	4		25	INT1
VRH/PD5	5		24	VDD
VRL/PD4	6		23	RESET/Vpp
AN3/PD3	7		22	PA7
AN2/PD2	8		21	PA6
AN1/PD1	9		20	PA5
AN0/PD0	10		19	PA4
SPISS/PB0	11		18	PA3
SPICL/PB1	12		17	PA2
SPID/PB2	13		16	PA1
SPID/PB3	14		15	PA0