#### DESCRIPTION

The SE/NE567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency, and output delay are independently determined by means of four external components.


#### **FEATURES**

- Wide frequency range (.01Hz to 500kHz)
- High stability of center frequency
- Independently controllable bandwidth (up to 14 percent)
- High out-band signal and noise rejection
- Logic-compatible output with 100mA current sinking capability
- Inherent immunity to false signals
- Frequency adjustment over a 20 to 1 range with an external resistor
- . Military processing available

#### **APPLICATIONS**

- Touch Tone® decoding
- Carrier current remote controls
- Ultrasonic controls (remote TV, etc.)
- · Communications paging
- Frequency monitoring and control
- Wireless Intercom
- · Precision oscillator


#### **PIN CONFIGURATIONS**




#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER		RATING	UNIT		
	Operating temperature				
	NE567	0 to +70	°C -		
	SE567	-55 to +125	°C		
	Operating voltage	10	V		
1	Positive voltage at input	0.5 + Vs	V		
	Negative voltage at input	-10	Vdc		
	Output voltage (collector of output transistor)	15	Vdc		
	Storage temperature	-65 to +150	°C		
1	Power dissipation	300	mW		

#### **BLOCK DIAGRAM**




## **EQUIVALENT SCHEMATIC**



DC ELECTRICAL CHARACTERISTICS (V+ = 5.0V; T<sub>A</sub> = 25°C unless otherwise specified.)

DADAMETED	TEST CONDITIONS		SE567			NE567		UNIT
PARAMETER		Min	Тур	Max	Min	Тур	Max	
CENTER FREQUENCY1								
Highest center frequency (fo)			500			500		kHz
Center frequency stability <sup>2</sup>	-55 to +125°C		35±140			35±140		ppm/°C
Center frequency distribution	0 to $+70^{\circ}$ C $f_0 = 100 \text{kHz} = 1.1 / R_1 C_1$	- 10	35±60 0	+ 10	- 10	35±60 0	+ 10	ppm/°(
							1 10	, ,
Center frequency shift with supply voltage	$f_0 = 100 \text{kHz} \approx 1.1 / R_1 C_1$		0.5	1		0.7	2	%/V
DETECTION BANDWIDTH	No. of the second							
Largest detection bandwidth	$f_0 = 100 \text{kHz} \approx 1.1 / R_1 C_1$	12	14	16	10	14	18	% of 1
Largest detection bandwidth skew			2	4	1	3	6	% of
Largest detection bandwidth—	V <sub>i</sub> = 300mVrms		±0.1			±0.1		%/°C
variation with temperature  Largest detection bandwidth—	V <sub>i</sub> = 300mVrms		±2		1	±2		%/V
variation with supply voltage	Vi = 300mvms							70/ V
INPUT								
Input resistance		15	20	25	15	20	25	kΩ
Smallest detectable input voltage (V <sub>i</sub> )	$I_L = 100 \text{mA}, f_i = f_0$		20	25		20	25	mVrm
Largest no-output input voltage	$I_L = 100 \text{mA}, f_i = f_0$	10	15		10	15		mVrm
Greatest simultaneous outband			+6			+6		dB
signal to inband signal ratio	:				1			
Minimum input signal to wideband noise ratio	$B_n = 140kHz$		-6			-6		dB
OUTPUT		<u> </u>						
Fastest on-off cycling rate			f <sub>o</sub> /20			f <sub>o</sub> /20		
"1" output leakage current	V <sub>8</sub> = 15V	1	0.01	25	1	0.01	25	μA
"0" output voltage	I <sub>L</sub> = 30mA		0.2	0.4	ĺ	0.2	0.4	V
•	I <sub>L</sub> = 100mA		0.6	1.0		0.6	1.0	V
Output fall time3	$R_L = 50\Omega$		30			30		ns
Output rise time <sup>3</sup>	R <sub>L</sub> = 50Ω		150			150		ns
GENERAL								
Operating voltage range		4.75		9.0	4.75		9.0	V
Supply current quiescent			6	8		7	10	mA
Supply current—activated	$R_L = 20k\Omega$		11	13		12	15	mA
Quiescent power dissipation	·		30			35		mW

## TYPICAL PERFORMANCE CHARACTERISTICS




NOTES 1. Frequency determining resistor  $R_1$  should be between 2 and  $20k\Omega$ .

<sup>2.</sup> Applicable over 4.75 to 5.75 volts. See graphs for more detailed information

<sup>3.</sup> Pin 8 to Pin 1 feedback R<sub>L</sub> network selected to eliminate pulsing during turn-on and

#### TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)

TONE DECODER/PHASE LOCKED LOOP



## **SE/NE567**

## TONE DECODER/PHASE LOCKED LOOP

#### **DESIGN FORMULAS**

$$\begin{split} f_0 &\simeq \frac{1.1}{R_1C_1} \\ BW &\simeq 1070 \sqrt{\frac{V_1}{f_0C_2}} \quad \text{in \% of fo, V}_i \leq 200 \text{mVrms} \end{split}$$

#### Where

 $V_i$  = Input Voltage (Vrms)  $C_2$  = Low-Pass Filter Capacitor ( $\mu$ F)

### PHASE LOCKED LOOP TERMINOLOGY CENTER FREQUENCY (fo)

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

#### **Detection Bandwidth (BW)**

The frequency range, centered about fo, within which an input signal above the threshold voltage (typically 20mVrms) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.

#### Lock Range

The largest frequency range within which an input signal above the threshold voltage will hold a logical zero state on the output.

#### **Detection Band Skew**


A measure of how well the detection band is centered about the center frequency,  $f_0$ . The skew is defined as  $(f_{max} + f_{min} - 2f_0)/2f_0$  where fmax and fmin are the frequencies corresponding to the edges of the detection band. The skew can be reduced to zero if necessary by means of an optional centering adjustment.


#### **OPERATING INSTRUCTIONS**

Figure 1 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components R<sub>1</sub>, C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub>.

- 1. Select  $R_1$  and  $C_1$  for the desired center frequency. For best temperature stability,  $R_1$  should be between 2K and 20K ohm, and the combined temperature coefficient of the  $R_1C_1$  product should have sufficient stability over the projected temperature range to meet the necessary requirements.
- 2. Select the low pass capacitor, C<sub>2</sub>, by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude variation is known, the appropriate value of f<sub>0</sub>C<sub>2</sub> necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and C<sub>2</sub> may be adjusted accordingly. For example, con-

#### TYPICAL RESPONSE






stant bandwidth operation requires that input amplitude be above 200mVrms. The bandwidth, as noted on the graph, is then controlled solely by the  $f_0C_2$  product ( $f_0$  (Hz),  $C_2$  ( $\mu$  fd)).

3. The value of C<sub>3</sub> is generally non-critical. C<sub>3</sub> sets the band edge of a low pass filter which attenuates frequencies outside the detection band to elminate spurious outputs. If C<sub>3</sub> is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If C<sub>3</sub> is too large, turn-on and turn-off of the output stage will be delayed until the voltage on C<sub>3</sub> passes the threshold voltage. (Such delay may be desirable to avoid spurious outputs due to translent frequencies.) A typical minimum value for C<sub>3</sub> is 2C<sub>2</sub>.

#### AVAILABLE OUTPUTS (Figure 2)

The primary output is the uncommitted output transistor collector, pin 8. When an in-band input signal is present, this transistor saturates; its collector voltage being less than 1.0 volt (typically 0.6V) at full output current (100mA). The voltage at pin 2 is the phase detector output which is a linear function of frequency over the range of 0.95 to 1.05  $f_0$  with a slope of about 20mV per percent of frequency deviation. The average voltage at pin 1 is, during lock, a function of the inband input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave



output of magnitude (+V  $-2V_{be}$ )  $\approx$  (+V -1.4V) having a dc average of +V/2. A  $1k\Omega$  load may be driven from pin 5. Pin 6 is an exponential triangle of 1 volt peak-to-peak with an average dc level of +V/2. Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stability.

#### **OPERATING PRECAUTIONS**

A brief review of the following precautions will help the user achieve the high level of performance of which the 567 is capable.

- 1. Operation in the high input level mode (above 200mV) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the in-band signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at fo/3, fo/5, etc.
- 2. The 567 will lock onto signals near  $(2n + 1) f_0$ , and will give an output for signals near  $(4n + 1) f_0$  where n = 0, 1, 2, etc. Thus, signals at  $5 f_0$  and  $9 f_0$  can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
- 3. Maximum immunity from noise and outband signals is afforded in the low input level (below 200mVrms) and reduced bandwidth operating mode. However, decreased loop damping causes the worse-case lock-up time to increase, as shown by the Greatest Number of Cycles Before Output vs Bandwidth graph.
- 4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum. The power supply should be adequately bypassed close to the 567 with a 0.01 µF or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and

unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a low-frequency oscillation into and out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply or increasing the supply filter capacitor.

#### SPEED OF OPERATION

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when  $C_2$  is at a minimum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away form the incoming frequency rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical innimum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of  $C_2$  and  $C_3$  which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of  $f_0/10$  baud.


$$C_2 = \frac{130}{f_0} \mu F$$


$$C_3 = \frac{260}{f_0} \mu F$$

In cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent C<sub>3</sub> voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

#### **OPTIONAL CONTROLS** (Figure 3)

The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is





taken of the added control possibilities available through the use of additional external components. In the diagrams given, typical values are suggested where applicable. For best results the resistors used, except where noted, should have the same

temperature coefficient. Ideally, silicon diodes would be low-resistivity types, such as forward-biased transistor base-emmiter junctions. However, ordinary low-voltage diodes should be adequate for most applications. 5

#### SENSITIVITY ADJUSTMENT

(Figure 3)

When operated as a very narrow band detector (less than 8 percent), both  $C_2$  and  $C_3$  are made quite large in order to improve noise and outband signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567 will also give an output for lower-level signals (10mV or lower).

By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed, C<sub>2</sub> and C<sub>3</sub> are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the outband beat notes do not feed through to the output stage. Since the input level must be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.


#### **CHATTER PREVENTION** (Figure 4)


Chatter occurs in the output stage when C<sub>3</sub> is relatively small, so that the lock transient and the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input (pin 1) the chatter can be eliminated. Three schemes for doing this are given in Figure 4. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by making C<sub>3</sub> large, the feedback circuit will enable faster operation of the 567 by allowing C3 to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.

# DETECTION BAND CENTERING (OR SKEW) ADJUSTMENT

(Figure 5)

When it is desired to alter the location of the detection band (corresponding to the loop capture range) within the lock range, the





circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since R<sub>B</sub> also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.

# ALTERNATE METHOD OF BANDWIDTH REDUCTION

(Figure 6)

Although a large value of  $C_2$  will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band conditions. Note that the reduced impedance level at terminal 2 will require that a larger

value of  $C_2$  be used for a given filter cutoff frequency. If more than three 567s are to be used, the network of  $R_B$  and  $R_C$  can be eliminated and the  $R_A$  resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.

#### **OUTPUT LATCHING** (Figure 7)

To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.


#### **REDUCTION OF C1 VALUE**

(Figure 8)


For precision very low-frequency applications, where the value of  $C_1$  becomes large, an overall cost savings may be achieved by inserting a voltage follower between the  $R_1$   $C_1$  junction and pin 6, so as to allow a higher value of  $R_1$  and a lower value of  $C_1$  for a given frequency.


#### **PROGRAMMING**


To change the center frequency, the value of R<sub>1</sub> can be changed with a mechanical or solid state switch, or additional C<sub>1</sub> capacitors may be added by grounding them through saturating npn transistors.




### TYPICAL APPLICATIONS










#### TYPICAL APPLICATIONS (Cont'd)














### TYPICAL APPLICATIONS (Cont'd)














\*For additional information, consult the Applications Section.