

Table of Contents

| | |
|--|------------|
| PAL® Device Introduction | 1-2 |
| PAL®/HAL® Device Specifications | 2-1 |
| Table of Contents for Section 2 | 2-2 |
| PAL/HAL Devices | 2-3 |
| Small 20 Series: 10H8, 12H6, 14H4, 16H2, 16C1, 10L8, 12L6, 14L4, 16L2 | 2-5 |
| 20 (standard) | 2-8 |
| 20-2 (half power) | 2-9 |
| Medium 20 Series: 16L8, 16R8, 16R6, 16R4 | 2-19 |
| 20 (standard) | 2-21 |
| 20A (high speed) | 2-22 |
| 20A-2 (high speed and half power) | 2-24 |
| 20A-4 (high speed and quarter power) | 2-25 |
| 20B (very high speed) | 2-26 |
| 20B-2 (very high speed and half power) | 2-27 |
| 20B-4 (very high speed and quarter power) | 2-28 |
| 20D (ultra high speed) | 2-29 |
| Medium 20PA Series: 16P8A, 16RP8A, 16RP6A, 16RP4A | 2-37 |
| Large 20 Series: 16X4, 16A4 | 2-45 |
| Large 20RA: 16RA8 | 2-51 |
| Small 24 Series: 12L10, 14L8, 16L6, 18L4, 20L2, 20C1 | 2-55 |
| Small 24A Decoder Series: 6L16A, 8L14A | 2-65 |
| Medium 24 Series: 20L8, 20R8, 20R6, 20R4 | 2-70 |
| 24A (high speed) | 2-73 |
| 24A-2 (high speed and half power) | 2-75 |
| 24B (very high speed) | 2-76 |
| Medium 24X Series: 20L10, 20X10, 20X8, 20X4 | 2-81 |
| 24X (standard) | 2-83 |
| 24XA (high speed) | 2-85 |
| Large 24RS Series: 20S10, 20RS10, 20RS8, 20RS4 | 2-90 |
| Large 24RA: 20RA10 | 2-98 |
| PAL32VX10/A | 2-103 |
| PMS14R21/A | 2-113 |
| PAL10H20P8 | 2-115 |
| MegaPAL devices: 32R16, 64R32 | 2-119 |
| f_{MAX} Parameters | 2-126 |
| Waveforms | 2-127 |
| Test Load | 2-128 |

Table of Contents

MMI PAL[®] Device Programmer Reference Guide 3-1

| | |
|--|------|
| Data I/O Corporation | |
| 20 Pin Device Families | 3-3 |
| 24 Pin and MegaPAL Device Families | 3-4 |
| Digelec | |
| 20 Pin Device Families | 3-5 |
| 24 Pin and MegaPAL Device Families | 3-6 |
| Kontron | |
| 20 Pin Device Families | 3-7 |
| 24 Pin and MegaPAL Device Families | 3-8 |
| Micropross | |
| 20 Pin Device Families | 3-9 |
| 24 Pin and MegaPAL Device Families | 3-10 |
| Promac | |
| 20 Pin Device Families | 3-11 |
| 24 Pin and MegaPAL Device Families | 3-12 |
| Stag Microsystems | |
| 20 Pin Device Families | 3-13 |
| 24 Pin and MegaPAL Device Families | 3-14 |
| Storey Systems | |
| 20 Pin Device Families | 3-15 |
| 24 Pin and MegaPAL Device Families | 3-16 |
| Structured Design | |
| 20 Pin Device Families | 3-17 |
| 24 Pin and MegaPAL Device Families | 3-18 |
| Valley Data Sciences | |
| 20 Pin Device Families | 3-19 |
| 24 Pin and MegaPAL Device Families | 3-20 |
| Varix | |
| 20 Pin Device Families | 3-21 |
| 24 Pin and MegaPAL Device Families | 3-22 |

HAL/ZHAL[™] Devices 4-1

| | |
|--|-------------|
| ProPAL[™] HAL and ZHAL Devices: The Logical Solutions for Programmable Logic | 4-3 |
| ZHAL20A Series — Zero Power CMOS Hard Array Logic | 4-7 |
| ZHAL64R32 — Zero Power CMOS Hard Array Logic | 4-15 |
| ZHAL24A Series — Zero Power CMOS Hard Array Logic | 4-24 |

Logic Cell Array[™] 5-1

PALASM[®] Software Syntax 6-1

1

Table of Contents

| | |
|--|------------|
| PAL Device Applications | 7-1 |
| PAL20L10; 10-Bit Open Collector Buffer | 7-3 |
| PAL20L10; 10-Bit Open Collector Inverting Buffer | 7-5 |
| PAL20X10; 10-Bit Addressable Register | 7-7 |
| PAL20L10; MC6800 Microprocessor Interface | 7-10 |
| PAL14L4; Quad 3:1 Multiplexer | 7-13 |
| PAL20X8; 4-Bit Counter With Register | 7-14 |
| PAL20X10; 9-Bit Down Counter | 7-16 |
| PAL20X10; Refresh Clock Generator | 7-18 |
| PAL16R8; Octal Addressable Register | 7-21 |
| PAL16R8; Octal Addressable Register With Demux/Enables | 7-24 |
| PAL16R8; Octal Addressable Register With Demux/Clear | 7-28 |
| PAL16C1; Rounding-Control Logic | 7-31 |
| PAL16R6; 4-Bit Counter With Terminal Count Lock | 7-32 |
| PAL18L4; Memory-Mapped I/O | 7-34 |
| PAL16R4; 74S508 Memory Map Interface #1 | 7-36 |
| PAL16R4; 74S508 Memory Map Interface #2 | 7-38 |
| PAL20R4; 16 Input Registered Priority Encoder #1 | 7-39 |
| PAL16C1; 16 Input Priority Encoder Interrupt Flag #2 | 7-41 |
| PAL20R4; 15 Input Registered Priority Encoder | 7-42 |
| PAL16R4; 8 Input Registered Priority Encoder | 7-44 |
| PAL16R8; Dual Stepper Motor Controller | 7-47 |
| PAL20L10; Clean Octal Latch | 7-49 |
| PAL16R4; Shaft Encoder #1 | 7-51 |
| PAL16R8; Shaft Encoder #2 | 7-54 |
| PAL20X10; Shaft Encoder #3 | 7-57 |
| PAL6L16; Four-to-Sixteen Decoder | 7-60 |
| PAL8L14; PC I/O Mapper | 7-61 |
| PAL16C1; Octal Comparator | 7-62 |
| PAL16R8; Three-to-Eight Demultiplexer | 7-63 |
| PAL16RP8; Basic Flip-Flops | 7-64 |
| PAL20X10; 9-Bit Register | 7-65 |
| PAL20X10; 10-Bit Register | 7-66 |
| PAL64R32; 16-Bit Barrel Shifter | 7-67 |
| PAL32R16; 16-Bit Addressable Register | 7-69 |
| PAL16RP8; Traffic Signal Controller | 7-71 |
| PAL16RP6; Memory Handshake Logic | 7-73 |
| PAL16RP4; 4-Bit Counter | 7-76 |
| PAL20X8; 8-Bit Counter | 7-77 |
| PAL20X10; 9-Bit Counter | 7-78 |
| PAL20RS10; 10-Bit Counter | 7-79 |
| PAL20RA10, PAL16C1; 5-Bit Up Counter | 7-80 |
| PAL20RA10; 7-Bit I/O Port | 7-83 |
| PAL20RA10; Serial Data Link Controller | 7-85 |
| PAL20RA10, PAL20L10; Interrupt Controller | 7-88 |

Table of Contents

| | |
|---|------------|
| Logic Tutorial | 8-1 |
| Table of Contents for Section 8 | 8-2 |
| 1.0 Boolean Algebra | |
| 1.1 The Language of Logic | 8-3 |
| 1.2 AND, OR and NOT | 8-3 |
| 1.3 Precedence | 8-4 |
| 1.4 Associativity and Commutativity | 8-4 |
| 1.5 Postulates and Theorems | 8-4 |
| 1.5.1 Duality | 8-4 |
| 1.5.2 Using Truth Tables | 8-5 |
| 1.5.3 Complement of a Boolean Function | 8-5 |
| 1.6 Algebra Simplification | 8-5 |
| 1.6.1 Sum-of-Products and Product-of-Sums | 8-5 |
| 1.6.2 Canonical Forms | 8-5 |
| 1.6.3 Conversion Between Canonical Forms | 8-6 |
| 1.7 Exclusive-OR (XOR) and Equivalence (XNOR) | 8-6 |
| 1.8 Boolean Operator Summary | 8-7 |
| 2.0 Binary Systems | |
| 2.1 Base Conversion | 8-8 |
| 2.1.1 Base-2 to Base-10 Conversion | 8-8 |
| 2.1.2 Base-10 to Base-2 Conversion | 8-8 |
| 2.1.3 Base-2 to Base-8 or Base-16 | 8-8 |
| 2.2 Simplicity of Binary Arithmetic | 8-8 |
| 2.2.1 1's Complement | 8-8 |
| 2.2.2 Subtraction with 1's Complement | 8-8 |
| 2.2.3 2's Complement | 8-9 |
| 2.2.4 Subtraction with 2's Complement | 8-9 |
| 3.0 Karnaugh Maps | |
| 3.1 Karnaugh Map Technique | 8-10 |
| 3.1.1 Karnaugh Map Reading Procedure | 8-10 |
| 3.1.2 Karnaugh Map Matrix Labels | 8-10 |
| 3.1.3 Karnaugh Map Examples | 8-10 |
| 4.0 Combinatorial Logic | |
| 4.1 Logic Design Introduction | 8-11 |
| 4.2 Combinatorial Logic | 8-11 |
| 4.3 NAND Gates and NOR Gates | 8-12 |
| 4.4 Multiplexers | 8-13 |
| 4.5 Decoders | 8-14 |
| 4.6 Magnitude Comparator | 8-16 |
| 4.7 Adder | 8-17 |
| 4.8 Unlocked Flip-Flops — Hazards | 8-17 |
| 5.0 Sequential Logic | |
| 5.1 Introduction | 8-21 |
| 5.2 Unlocked Flip-Flops — Latches | 8-21 |
| 5.2.1 S-R Latch | 8-21 |
| 5.2.2 D-Type Latch | 8-22 |
| 5.2.3 J-K Latch | 8-22 |
| 5.2.4 T-Type Latch | 8-23 |
| 5.3 Clocked Flip-Flops — Registers | 8-23 |
| 5.3.1 Characteristic Equations | 8-23 |
| 5.4 Designing Synchronous Sequential Circuits | 8-23 |
| 5.4.1 State Transition Tables | 8-24 |
| 5.4.2 State Tables and State Diagrams | 8-24 |
| 5.4.3 Design Examples | 8-25 |
| 5.5 Counters | 8-29 |

Table of Contents

| | |
|---|--------------|
| PLE™ Devices | 9-1 |
| Contents for Section 9 | 9-2 |
| PLE to PROM Cross Reference Guide | 9-3 |
| Selection Guide | 9-4 |
| PLE means Programmable Logic Element | 9-5 |
| Registered PLE | 9-5 |
| PLEASM™ | 9-6 |
| Logic Symbols | 9-7 |
| Specifications | 9-10 |
| PLE Family Block Diagrams | 9-16 |
| PLE Programmer Reference Chart | 9-20 |
| | |
| PLE Circuit Applications | 10-1 |
| Table of Contents for Section 10 | 10-2 |
| Random Logic Replacement | 10-3 |
| Basic Gates | 10-4 |
| Memory Address Decoder | 10-6 |
| 6-Bit True/Complement and Clear/Set Logic Functions | 10-10 |
| Expandable 3-to-8 Demultiplexer | 10-12 |
| Dual 2:1 Multiplexer | 10-14 |
| Quad 2:1 Multiplexer with Polarity Control | 10-15 |
| Hexadecimal to Seven Segment Decoder | 10-17 |
| 5-Bit Binary to BCD Converter | 10-20 |
| 4-Bit BCD to Gray Code Converter | 10-22 |
| 4-Bit Gray Code to BCD Converter | 10-23 |
| 8-Bit Priority Encoder | 10-24 |
| 4-Bit Magnitude Comparator | 10-26 |
| 6-Bit Magnitude Comparator | 10-27 |
| 4-Bit Magnitude Comparator with Polarity Control | 10-28 |
| 8-Bit Barrel Shifter | 10-30 |
| 4-Bit Right Shifter with Programmable Output Polarity | 10-33 |
| 8-Bit Two's Complement Conversion | 10-36 |
| A Portion of Timing Generator for PAL Array Programming | 10-38 |
| Timing Generator for PAL Security Fuse Programming | 10-41 |
| Fast Arithmetic Look-up | 10-44 |
| 4-Bit Multiplier Look-up Table | 10-45 |
| ARC Tangent Look-up Table | 10-46 |
| Hypotenuse of a Right Triangle Look-up Table | 10-48 |
| Perimeter of a Circle Look-up Table | 10-51 |
| Period of Oscillation for a Mathematical Pendulum Look-up Table | 10-54 |
| Arithmetic Logic Unit | 10-57 |
| Wallace Tree Compression | 10-58 |
| Seven 1-Bit Integer Row Partial Products Adder | 10-60 |
| Five 2-Bit Integer Row Partial Products Adder | 10-61 |
| Four 3-Bit Integer Row Partial Products Adder | 10-62 |
| Three 4-Bit Integer Row Partial Products Adder | 10-63 |
| Residue Arithmetic Using PLE Devices | 10-64 |
| Distributed Arithmetic Using PLE Devices | 10-70 |
| Registered PLE Devices in Pipelined Arithmetic | 10-72 |

Table of Contents

| | |
|--|-------------|
| Article Reprints | 11-1 |
| Table of Contents for Section 11 | 11-2 |
| Testing Your PAL Devices | 11-3 |
| PAL20RA10 Design for Testability | 11-8 |
| PAL Design Function and Test Vectors | 11-10 |
| Metastability | 11-13 |
| High-Speed Bipolar PROMs Find New Applications as Programmable Logic Elements | 11-17 |
| ABEL™ a Complete Design Tool for Programmable Logic | 11-25 |
| CUPL™ the Universal Compiler for Programmable Logic | 11-29 |
| General Information | 12-1 |
| Package Drawings | 13-1 |
| Representatives and Distributors | 14-1 |