

1K (64 x 16 or 128 x 8) SERIAL MICROWIRE EEPROM

NOT FOR NEW DESIGN

- 1 MILLION ERASE/WRITE CYCLES, with 40 YEARS DATA RETENTION
- DUAL ORGANIZATION: 64 x 16 or 128 x 8
- BYTE/WORD and ENTIRE MEMORY PROGRAMMING INSTRUCTIONS
- SELF-TIMED PROGRAMMING CYCLE with AUTO-ERASE
- READY/BUSY SIGNAL DURING PROGRAMMING
- SINGLE SUPPLY VOLTAGE:
 - 4.5V to 5.5V for ST93C46 version
 - 3V to 5.5V for ST93C47 version
- SEQUENTIAL READ OPERATION
- 5ms TYPICAL PROGRAMMING TIME
- ENHANCED ESD/LATCH UP PERFORMANCE for "C" VERSION
- **ST93C46A, ST93C46C, ST93C46T, ST93C47C, ST93C47T are replaced by the M93C46**





Figure 1. Logic Diagram



DESCRIPTION

This specification covers a range of 1K bit serial EEPROM products, the ST93C46A,46C,46T specified at $5V \pm 10\%$ and the ST93C47C,47T specified at 3V to 5.5V.

In the text, products are referred to as ST93C46. The ST93C46 is a 1K bit Electrically Erasable Programmable Memory (EEPROM) fabricated with SGS-THOMSON's High Endurance Single Polysilicon CMOS technology. The memory is accessed through a serial input (D) and output (Q).

Table 1. Signal Names

S	Chip Select Input
D	Serial Data Input
Q	Serial Data Output
C	Serial Clock
ORG	Organisation Select
V _{CC}	Supply Voltage
V _{SS}	Ground

Table 2. Absolute Maximum Ratings ⁽¹⁾


Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature	-40 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
T _{LEAD}	Lead Temperature, Soldering (SO8 package) 40 sec (PSDIP8 package) 10 sec	215 260	°C
V _{IO}	Input or Output Voltages (Q = V _{OH} or Hi-Z)	-0.3 to V _{CC} +0.5	V
V _{CC}	Supply Voltage	-0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ⁽²⁾	ST93C46A,T ST93C46C 2000 4000	V
	Electrostatic Discharge Voltage (Machine model) ⁽³⁾	ST93C46	500

Notes: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

2. MIL-STD-883C, 3015.7 (100pF, 1500 Ω).


3. EIAJ IC-121 (Condition C) (200pF, 0 Ω).

Figure 2A. DIP Pin Connections




Warning: DU = Don't Use

Figure 2B. SO Pin Connections



Warning: DU = Don't Use

Figure 2C. SO, 90° Turn, Pin Connections



Warning: DU = Don't Use

DESCRIPTION (cont'd)

The 1K bit memory is divided into either 128 x 8 bit bytes or 64 x 16 bit words. The organization may be selected by a signal on the ORG input. The memory is accessed by a set of instructions which includes Read a byte/word, Write a byte/word, Erase a byte/word, Erase All and Write All.

A Read instruction loads the address of the first byte/word to be read into an internal address pointer. The data is then clocked out serially.

The address pointer is automatically incremented after the data is output and, if the Chip Select input (S) is held High, the ST93C46 can output a sequential stream of data bytes/words. In this way, the memory can be read as a data stream from 8 to 1024 bits long, or continuously as the address

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times	≤ 20ns
Input Pulse Voltages	0.4V to 2.4V
Input Timing Reference Voltages	1V to 2.0V
Output Timing Reference Voltages	0.8V to 2.0V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Table 3. Capacitance⁽¹⁾
(T_A = 25 °C, f = 1 MHz)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V		5	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		5	pF

Note: 1. Sampled only, not 100% tested.

Table 4. DC Characteristics

(T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.5V to 5.5V or 3V to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}		±2.5	μA
I _{LO}	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC} , Q in Hi-Z		±2.5	μA
I _{CC}	Supply Current (TTL Inputs)	S = V _{IH} , f = 1 MHz		3	mA
	Supply Current (CMOS Inputs)	S = V _{IH} , f = 1 MHz		2	mA
I _{CC1}	Supply Current (Standby)	S = V _{SS} , C = V _{SS} , ORG = V _{SS} or V _{CC}		50	μA
V _{IL}	Input Low Voltage (D, C, S)	V _{CC} = 5V ± 10%	-0.3	0.8	V
		3V ≤ V _{CC} ≤ 4.5V	-0.3	0.2 V _{CC}	V
V _{IH}	Input High Voltage (D, C, S)	V _{CC} = 5V ± 10%	2	V _{CC} + 1	V
		3V ≤ V _{CC} ≤ 4.5V	0.8 V _{CC}	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
		I _{OL} = 10 μA		0.2	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4		V
		I _{OH} = -10μA	V _{CC} - 0.2		V

Table 5. AC Characteristics

($T_A = 0$ to 70°C or -40 to 85°C ; $V_{CC} = 4.5\text{V}$ to 5.5V or 3V to 5.5V)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{SHCH}	t _{css}	Chip Select High to Clock High		50		ns
t _{CLSH}	t _{skS}	Clock Low to Chip Select High		100		ns
t _{DVCH}	t _{dis}	Input Valid to Clock High		100		ns
t _{CHDX}	t _{dih}	Clock High to Input Transition	Temp. Range: grade 1	100		ns
			Temp. Range: grades 3, 6	200		ns
t _{CHQL}	t _{pd0}	Clock High to Output Low			500	ns
t _{CHQV}	t _{pd1}	Clock High to Output Valid			500	ns
t _{CLSL}	t _{csh}	Clock Low to Chip Select Low		0		ns
t _{SLCH}		Chip Select Low to Clock High		250		ns
t _{SLSH}	t _{cs}	Chip Select Low to Chip Select High	Note 1	250		ns
t _{SHQV}	t _{sv}	Chip Select High to Output Valid			500	ns
t _{SLQZ}	t _{df}	Chip Select Low to Output Hi-Z	ST93C46A		300	ns
			ST93C46C, 47C		200	ns
t _{CHCL}	t _{skH}	Clock High to Clock Low	Note 2	250		ns
t _{CLCH}	t _{skL}	Clock Low to Clock High	Note 2	250		ns
t _w	t _{wP}	Erase/Write Cycle time			10	ms
f _c	f _{sk}	Clock Frequency		0	1	MHz

Notes: 1. Chip Select must be brought low for a minimum of 250 ns (t_{SLSH}) between consecutive instruction cycles.
 2. The Clock frequency specification calls for a minimum clock period of 1 μs, therefore the sum of the timings t_{CHCL} + t_{CLCH} must be greater or equal to 1 μs. For example, if t_{CHCL} is 250 ns, then t_{CLCH} must be at least 750 ns.

Figure 4. Synchronous Timing, Start and Op-Code Input





Figure 5. Synchronous Timing, Read or Write



DESCRIPTION (cont'd)

counter automatically rolls over to '00' when the highest address is reached.

Programming is internally self-timed (the external clock signal on C input may be disconnected or left running after the start of a Write cycle) and does not require an erase cycle prior to the Write instruction. The Write instruction writes 8 or 16 bits at one time into one of the 128 bytes or 64 words. After the start of the programming cycle a Busy/Ready signal is available on the Data output (Q) when Chip Select (S) is High.

An internal feature of the ST93C46 provides Power-on Data Protection by inhibiting any operation when the Supply is too low. The design of the ST93C46 and the High Endurance CMOS technology used for its fabrication give an Erase/Write cycle Endurance of 1,000,000 cycles and a data retention of 40 years.

The DU (Don't Use) pin does not affect the function of the memory and it is reserved for use by SGS-THOMSON during test sequences. The pin may be left unconnected or may be connected to V_{CC} or V_{SS} . Direct connection of DU to V_{SS} is recommended for the lowest standby power consumption.

MEMORY ORGANIZATION

The ST93C46 is organised as 128 bytes x 8 bits or 64 words x 16 bits. If the ORG input is left unconnected (or connected to V_{CC}) the x16 organization is selected, when ORG is connected to Ground (V_{SS}) the x8 organization is selected. When the ST93C46 is in standby mode, the ORG input should be unconnected or set to either V_{SS} or V_{CC} in order to get minimum power consumption. Any voltage between V_{SS} and V_{CC} applied to ORG may increase the standby current value.

POWER-ON DATA PROTECTION

During power-up, A Power On Reset sequence is run in order to reset all internal programming circuitry and the device is set in the Write Disable mode. When V_{CC} reaches its functional value, the device is properly reset (in the Write Disable mode) and is ready to decode and execute an incoming instruction.

INSTRUCTIONS

The ST93C46 has seven instructions, as shown in Table 6. Each instruction is preceded by the rising edge of the signal applied on the S input (assuming that the clock C is low), followed by a '1' read on D input during the rising edge of the clock C. The op-codes of the instructions are made up of the 2 following bits. Some instructions use only these first two bits, others use also the first two bits of the address to define the op-code. The op-code is followed by an address for the byte/word which is made up of six bits for the x16 organization or seven bits for the x8 organization.

The ST93C46 is fabricated in CMOS technology and is therefore able to run from zero Hz (static input signals) up to the maximum ratings (specified in Table 5).

Read

The Read instruction (READ) outputs serial data on the Data Output (Q). When a READ instruction is received, the instruction and address are decoded and the data from the memory is transferred into an output shift register. A dummy '0' bit is output first followed by the 8 bit byte or the 16 bit word with the MSB first. Output data changes are triggered by the Low to High transition of the Clock (C). The ST93C46 will automatically increment the address and will clock out the next byte/word as long as the Chip Select input (S) is held High. In this case the dummy '0' bit is NOT output between bytes/words and a continuous stream of data can be read.

Erase/Write Enable and Disable

The Erase/Write Enable instruction (EWEN) authorizes the following Erase/Write instructions to be executed, the Erase/Write Disable instruction (EWDS) freezes the execution of the following Erase/Write instructions. When power is first applied to the ST93C46, Erase/Write is inhibited. When the EWEN instruction is executed, Write instructions remain enabled until an Erase/Write Disable instruction (EWDS) is executed or V_{CC} falls below the power-on reset threshold. To protect the memory contents from accidental corruption, it is advisable to issue the EWDS instruction after every write cycle.

The READ instruction is not affected by the EWEN or EWDS instructions.

Table 6. Instruction Set

Instruction	Description	Op-Code	x8 Org Address (ORG = 0)	Data	x16 Org Address (ORG = 1)	Data
READ	Read Data from Memory	10	A6-A0	Q7-Q0	A5-A0	Q15-Q0
WRITE	Write Data to Memory	01	A6-A0	D7-D0	A5-A0	D15-D0
EWEN	Erase/Write Enable	00	11XXXXX		11XXXXX	
EWDS	Erase/Write Disable	00	00XXXXX		00XXXXX	
ERASE	Erase Byte or Word	11	A6-A0		A5-A0	
ERAL	Erase All Memory	00	10XXXXX		10XXXXX	
WRAL	Write All Memory with same Data	00	01XXXXX	D7-D0	01XXXXX	D15-D0

Note: X = don't care bit.

Erase

The Erase instruction (ERASE) programs the addressed memory byte or word bits to '1'. Once the address is correctly decoded, the falling edge of the Chip Select input (S) starts a self-timed programming cycle.


If the ST93C46 is still performing the write cycle, the Busy signal (Q = 0) will be returned if S is driven high, and the ST93C46 will ignore any data on the bus. When the write cycle is completed, the Ready

signal (Q = 1) will indicate (if S is driven high) that the ST93C46 is ready to receive a new instruction.

Write

The Write instruction (WRITE) is followed by the address and the 8 or 16 data bits to be written. Data input is sampled on the Low to High transition of the clock. After the last data bit has been sampled, Chip Select (S) must be brought Low before the next rising edge of the clock (C), in order to start the self-timed programming cycle. If the ST93C46 is still performing the write cycle, the Busy signal

Figure 6. READ, WRITE, EWEN, EWDS Sequences



Notes: 1. An: n = 5 for x16 org. and 6 for x8 org.
 2. Xn: n = 3 for x16 org. and 4 for x8 org.

INSTRUCTIONS (cont'd)

(Q = 0) will be returned if S is driven high, and the ST93C46 will ignore any data on the bus. When the write cycle is completed, the Ready signal (Q = 1) will indicate (if S is driven high) that the ST93C46 is ready to receive a new instruction.

The Write instruction includes an automatic Erase cycle before writing the data, it is therefore unnecessary to execute an Erase instruction before a Write instruction execution.

Erase All

The Erase All instruction (ERAL) erases the whole memory (all memory bits are set to "1"). A dummy address is input during the instruction transfer and the erase is made in the same way as the ERASE instruction above. If the ST93C46 is still performing the write cycle, the Busy signal (Q = 0) will be returned if S is driven high, and the ST93C46 will


ignore any data on the bus. When the write cycle is completed, the Ready signal (Q = 1) will indicate (if S is driven high) that the ST93C46 is ready to receive a new instruction.

Write All

For correct operation, an ERAL instruction should be executed before the WRAL instruction.


The Write All instruction (WRAL) writes the Data Input byte or word to all the addresses of the memory. In the WRAL instruction, NO automatic erase is made so all bytes/words must be erased before the WRAL instruction. If the ST93C46 is still performing the write cycle, the Busy signal (Q = 0) will be returned if S is driven high, and the ST93C46 will ignore any data on the bus. When the write cycle is completed, the Ready signal (Q = 1) will indicate (if S is driven high) that the ST93C46 is ready to receive a new instruction.

Figure 7. ERASE, ERAL Sequences



Notes: 1. An: n = 5 for x16 org. and 6 for x8 org.
 2. Xn: n = 3 for x16 org. and 4 for x8 org.

Figure 8. WRAL Sequence



Note: 1. Xn: n = 3 for x16 org. and 4 for x8 org.

READY/BUSY Status

During every programming cycle (after a WRITE, ERASE, WRAL or ERAL instruction) the Data Output (Q) indicates the Ready/Busy status of the memory when the Chip Select is driven High. Once the ST93C46 is Ready, the Data Output is set to '1' until a new start bit is decoded or the Chip Select is brought Low.

COMMON I/O OPERATION

The Data Output (Q) and Data Input (D) signals can be connected together, through a current limiting resistor, to form a common, one wire data bus. Some precautions must be taken when operating the memory with this connection, mostly to prevent a short circuit between the last entered address bit (A0) and the first data bit output by Q. The reader should refer to the SGS-THOMSON application note "MICROWIRE EEPROM Common I/O Operation".

DIFFERENCES BETWEEN ST93C46A AND ST93C46C

The ST93C46C is an enhanced version of the ST93C46A and offers the following extra features:

- Enhanced ESD voltage
- Functional security filtering glitches on the clock input (C).

Refer to Table 2 (Absolute Maximum Ratings) for more about ESD limits. The following description will detail the Clock pulses counter (available only on the ST93C46C).


In a normal environment, the ST93C46 is expected to receive the exact amount of data on the D input, that is the exact amount of clock pulses on the C input.

In a noisy environment, the amount of pulses received (on the clock input C) may be greater than the clock pulses delivered by the Master (Microcontroller) driving the ST93C46C. In such a case, a part of the instruction is delayed by one bit (see Figure 9), and it may induce an erroneous write of data at a wrong address.


The ST93C46C has an on-board counter which counts the clock pulses from the Start bit until the falling edge of the Chip Select signal. For the WRITE instructions, the number of clock pulses incoming to the counter must be exactly 18 (with the Organisation by 8) from the Start bit to the falling edge of Chip Select signal (1 Start bit + 2 bits of Op-code + 7 bits of Address + 8 bits of Data = 18): if so, the ST93C46C executes the WRITE instruction; if the number of clock pulses is not equal to 18, the instruction will not be executed (and data will not be corrupted).

In the same way, when the Organisation by 16 is selected, the number of clock pulses incoming to the counter must be exactly 25 (1 Start bit + 2 bits of Op-code + 6 bits of Address + 16 bits of Data = 25) from the Start bit to the falling edge of Chip Select signal: if so, the ST93C46C executes the WRITE instruction; if the number of clock pulses is not equal to 25, the instruction will not be executed (and data will not be corrupted). The clock pulse counter is active only on ERASE and WRITE instructions (WRITE, ERASE, ERAL, WRALL).

Figure 9. WRITE Sequence with One Clock Glitch



ORDERING INFORMATION SCHEME



Notes: 1. Revision "A" is not available for the ST93C47 product.
 2. ST93C46CB1 is available in 0.25mm lead Frame only.
 3. Temperature range on special request only.


Devices are shipped from the factory with the memory content set at all "1's" (FFFFh for x16, FFh for x8).

For a list of available options (Operating Voltage, Package, etc...) or for further information on any aspect of this device, please contact the SGS-THOMSON Sales Office nearest to you.

PSDIP8 - 8 pin Plastic Skinny DIP, 0.4mm lead frame

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			4.80			0.189
A1		0.70	–		0.028	–
A2		3.10	3.60		0.122	0.142
B		0.38	0.58		0.015	0.023
B1		1.15	1.65		0.045	0.065
C		0.38	0.52		0.015	0.020
D		9.20	9.90		0.362	0.390
E	7.62	–	–	0.300	–	–
E1		6.30	7.10		0.248	0.280
e1	2.54	–	–	0.100	–	–
eA		8.40	–		0.331	–
eB			9.20			0.362
L		3.00	3.80		0.118	0.150
N		8			8	
CP			0.10			0.004

PSDIP8




Drawing is not to scale

SO8 - 8 lead Plastic Small Outline, 150 mils body width

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A		1.35	1.75		0.053	0.069
A1		0.10	0.25		0.004	0.010
B		0.33	0.51		0.013	0.020
C		0.19	0.25		0.007	0.010
D		4.80	5.00		0.189	0.197
E		3.80	4.00		0.150	0.157
e	1.27	-	-	0.050	-	-
H		5.80	6.20		0.228	0.244
h		0.25	0.50		0.010	0.020
L		0.40	0.90		0.016	0.035
α		0°	8°		0°	8°
N	8			8		
CP			0.10			0.004

SO8



Drawing is not to scale