

# 27C256-IND

## 256K (32K × 8) EPROMs

### Industrial Temperature Range

#### Product Specification

#### Application Specific Products

#### DESCRIPTION

Signetics 27C256 CMOS EPROM is a 256K-bit 5V only memory organized as 131,072 words of 8 bits each. It employs advanced CMOS circuitry for systems requiring low power, high-performance speeds, and immunity to noise. The 27C256 has a non-multiplexed addressing interface and is plug-compatible with the industry standard 27256.

The 27C256 is specified to operate over the industrial temperature range of -40°C to +85°C with no degradation in performance.

The 27C256 is available in both the windowed Ceramic DIP, the plastic DIP and the PLCC Packages. This device can be programmed with standard EPROM programmers.

#### FEATURES


- Low power consumption
  - 100μA maximum CMOS standby current
- Quick pulse programming algorithm for high-speed production programming (4 second typical programming times)

- High-performance speeds
  - 27C256I15: 150ns maximum access time
  - 27C256I20: 200ns maximum access time
- Noise immunity features
  - ± 10% V<sub>CC</sub> tolerance
  - Maximum latch-up immunity through epitaxial processing


#### PIN DESCRIPTION

A <sub>0</sub> - A <sub>14</sub>	Addresses
O <sub>0</sub> - O <sub>7</sub>	Outputs
OE	Output Enable
CE	Chip Enable
GND	Ground
V <sub>PP</sub>	Program voltage
V <sub>CC</sub>	Power supply
N.C.	No Connection
D.U.	Don't Use

#### PIN CONFIGURATIONS



#### BLOCK DIAGRAM



## 256K (32K × 8) EPROMs Industrial Temperature Range

27C256

**READ MODE: 27C256**

The 27C256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ( $\overline{CE}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{OE}$ ) is the output control and should be used to gate data from the output pins. Data is available at the outputs after a delay of  $t_{OE}$  from the falling edge of  $\overline{OE}$ , assuming that  $\overline{CE}$  has been Low and addresses have been stable for at least  $t_{ACC} - t_{OE}$ .

**STANDBY MODE**

The 27C256 has a standby mode which reduces the maximum  $V_{CC}$  current to  $100\mu A$ . It is placed in the Standby mode when  $\overline{CE}$  is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the  $\overline{OE}$  input.

**ORDERING INFORMATION**

DESCRIPTION	ORDER CODE
28-pin Cerdip with quartz window (600mil-wide)	27C256I15 FA 27C256I20 FA
28-pin Plastic Dual in-line (600mil-wide)	27C256I15 N 27C256I20 N
32-pin Plastic Leaded Chip Carrier (450 × 550mil)	27C256I15 A 27C256I20 A

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

SYMBOL	PARAMETER	RATING	UNIT
$T_A$	Temperature under bias	-55 to +125	°C
$T_{STG}$	Storage temperature range	-65 to +150	°C
$V_I, V_O$	Voltage inputs and outputs	-2.0 to ( $V_{CC} + 1$ )	V
$V_H$	Voltage on $A_9$ <sup>2</sup> (During intelligent identifier interrogation)	-2.0 to +13.5	V
$V_{PP}$	Voltage on $V_{PP}$ <sup>2</sup> (During programming)	-2.0 to +14.0	V
$V_{CC}$	Supply voltage <sup>2</sup>	-2.0 to +7.0	V

**NOTE:**

1. Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. All voltages are with respect to network ground.

**DEVICE OPERATION<sup>2</sup>**

MODE	$\overline{CE}$	$\overline{OE}$ <sup>10</sup>	$V_{PP}$ <sup>8</sup>	OUTPUTS
Read	$V_{IL}$	$V_{IL}$	$V_{CC}$	$D_{OUT}$
Output disable	$V_{IL}$	$V_{IH}$	$V_{CC}$	Hi-Z
Standby	$V_{IH}$	X	$V_{CC}$	Hi-Z

Notes on following page.

## 256K (32K × 8) EPROMs Industrial Temperature Range

27C256

DC ELECTRICAL CHARACTERISTICS  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ ,  $+4.5\text{V} \leq V_{CC} \leq +5.5\text{V}$ 

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ <sup>3</sup>	Max	
Input current						
I <sub>IH</sub>	Leakage	V <sub>IH</sub> = 5.5V = V <sub>CC</sub>		0.01	1.0	μA
I <sub>IL</sub>	Low	V <sub>IL</sub> = 0.45V		0.01	1.0	μA
I <sub>PP</sub>	V <sub>PP</sub> read	V <sub>PP</sub> = V <sub>CC</sub>			100	μA
Output current						
I <sub>LO</sub>	Leakage	$\overline{OE}$ or $\overline{CE}$ = V <sub>IH</sub> V <sub>OUT</sub> = 5.5V = V <sub>CC</sub> V <sub>OUT</sub> = 0V = GND			1.0	μA
					1.0	μA
I <sub>OS</sub>	Short circuit <sup>7, 9</sup>	V <sub>OUT</sub> = 0V			100	mA
Supply current						
I <sub>CC</sub> TTL	Operating (TTL inputs) <sup>4</sup>	$\overline{CE}$ = $\overline{OE}$ = V <sub>IL</sub> , f = 6.7MHz V <sub>PP</sub> = V <sub>CC</sub> O <sub>0-7</sub> = 0mA			20	mA
I <sub>SB</sub> TTL	Standby (TTL inputs) <sup>4</sup>	$\overline{CE}$ = V <sub>IH</sub>			1.0	μA
I <sub>SB</sub> CMOS	Standby (CMOS inputs) <sup>5, 6</sup>	$\overline{CE}$ = V <sub>IH</sub>			100	μA
Input voltage <sup>2</sup>						
V <sub>IL</sub>	Low (TTL)	V <sub>PP</sub> = V <sub>CC</sub>	-0.5		0.8	V
V <sub>IL</sub>	Low (CMOS)	V <sub>PP</sub> = V <sub>CC</sub>	-0.2		0.2	V
V <sub>IH</sub>	High (TTL)	V <sub>PP</sub> = V <sub>CC</sub>	2.0		V <sub>CC</sub> + 0.5	V
V <sub>IH</sub>	High (CMOS)	V <sub>PP</sub> = V <sub>CC</sub>	V <sub>CC</sub> - 0.2		V <sub>CC</sub> + 0.2	V
V <sub>PP</sub>	Read <sup>8</sup>	(Operating)	V <sub>CC</sub> - 0.7		V <sub>CC</sub>	V
Output voltage <sup>2</sup>						
V <sub>OL</sub>	Low	I <sub>OL</sub> = 2.1mA			0.45	V
V <sub>OH</sub>	High	I <sub>OH</sub> = -2.5mA	3.5			V
Capacitance <sup>9</sup> T <sub>A</sub> = 25°C						
C <sub>IN</sub>	Address and control	V <sub>CC</sub> = 5.0V f = 1.0MHz			6	pF
C <sub>OUT</sub>	Outputs	V <sub>IN</sub> = 0V V <sub>OUT</sub> = 0V			12	pF

## NOTES:

1. Minimum DC input voltage is -0.5V. During transitions the inputs may undershoot to -2.0V for periods less than 20ns.
2. All voltages are with respect to network ground.
3. Typical limits are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^{\circ}\text{C}$ .
4. TTL inputs: Specification  $V_{IL}$ ,  $V_{IH}$  levels.  
CMOS inputs:  $\text{GND} \pm 0.2\text{V}$  to  $V_{CC} \pm 0.2\text{V}$ .
5.  $\overline{CE}$  is  $V_{CC} \pm 0.2\text{V}$ . All other inputs can have any value within specification.
6. Maximum active power usage is the sum of  $I_{PP} + I_{CC}$  and is measured at a frequency of 5MHz.
7. Test one output at a time, duration should not exceed 1 second.
8.  $V_{PP}$  may be one diode voltage drop below  $V_{CC}$ , and can be connected directly to  $V_{CC}$ .
9. Guaranteed by design, not 100% tested.
10. X can be  $V_{IH}$  or  $V_{IL}$ .

## 256K (32K × 8) EPROMs Industrial Temperature Range

27C256

**AC ELECTRICAL CHARACTERISTICS**  $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ ,  $+4.5\text{V} \leq V_{CC} \leq +5.5\text{V}$ ,  $R_L = 660\Omega$ ,  $C_L = 100\text{pF}$ 

SYMBOL	TO	FROM	27C256I15		27C256I20		UNIT
			Min	Max	Min	Max	
Access time <sup>1</sup>							
t <sub>ACC</sub>	Output	Address		150		200	ns
t <sub>CE</sub>	Output	$\overline{\text{CE}}$		150		200	ns
t <sub>OE</sub> <sup>3</sup>	Output	$\overline{\text{OE}}$		65		75	ns
Disable time <sup>2</sup>							
t <sub>DF</sub> <sup>4</sup>	Output Hi-Z	$\overline{\text{OE}}$ or $\overline{\text{CE}}$		45		55	ns
t <sub>OH</sub>	Output hold	Address, $\overline{\text{CE}}$ or $\overline{\text{OE}}$	0		0		ns

**NOTES:**1. AC characteristics are tested at  $V_{\text{IH}} = 2.4\text{V}$  and  $V_{\text{IL}} = 0.45\text{V}$ . Timing measurements made at  $V_{\text{OL}} = 0.8\text{V}$  and  $V_{\text{OH}} = 2.0\text{V}$ .

2. Guaranteed by design, not 100% tested.



3.  $\overline{\text{OE}}$  may be delayed up to  $t_{\text{CE}} - t_{\text{OE}}$  after the falling edge of  $\overline{\text{CE}}$  without impact on  $t_{\text{CE}}$ .4.  $t_{\text{DF}}$  is specified from  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , whichever occurs first.**AC VOLTAGE WAVEFORMS**

Figure 1. Test Configuration