27C256-IND 256K (32K \times 8) EPROMs Industrial Temperature Range

Product Specification

Application Specific Products

DESCRIPTION

Signetics 27C256 CMOS EPROM is a 256K-bit 5V only memory organized as 131,072 words of 8 bits each. It employs advanced CMOS circuitry for systems requiring low power, high-performance speeds, and immunity to noise. The 27C256 has a non-multiplexed addressing interface and is plug-compatible with the industry standard 27256.

The 27C256 is specified to operate over the industrial temperature range of -40°C to +85°C with no degradation in performance.

The 27C256 is available in both the windowed Ceramic DIP, the plastic DIP and the PLCC Packages. This device can be programmed with standard EPROM programmers.

FEATURES

- · Low power consumption
 - 100μA maximum CMOS standby current
- Quick pulse programming algorithm for high-speed production programming (4 second typical programming times)


· High-performance speeds

- 27C256I15: 150ns maximum access time
- 27C256I20: 200ns maximum access time
- Noise immunity features
 - ± 10% V_{CC} tolerance
 - Maximum latch-up immunity through epitaxial processing


PIN DESCRIPTION

$A_0 - A_{14}$	Addresses
O ₀ – O ₇	Outputs
ŌĒ	Output Enable
CE	Chip Enable
GND	Ground
V _{PP}	Program voltage
V _{CC}	Power supply
N.C.	No Connection
D.U.	Don't Use

PIN CONFIGURATIONS



BLOCK DIAGRAM



February 1, 1989

233

853-1365 95700

READ MODE: 27C256

The 27C256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data from the output pins. Data is available at the outputs after a delay of t_{OE} from the falling edge of \overline{OE} , assuming that \overline{CE} has been Low and addresses have been stable for at least t_{ACC} – t_{OE} .

STANDBY MODE

The 27C256 has a standby mode which reduces the maximum V_{CC} current to $100\mu A$. It is placed in the Standby mode when \overline{CE} is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the \overline{OE} input.

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin CERDIP with quartz window (600mil-wide)	27C256I15 FA 27C256I20 FA
28-pin Plastic Dual in-line (600mil-wide)	27C256l15 N 27C256l20 N
32-pin Plastic Leaded Chip Carrier (450 × 550mil)	27C256l15 A 27C256l20 A

ABSOLUTE MAXIMUM RATINGS1

SYMBOL	PARAMETER	RATING	UNIT	
TA	Temperature under bias	-55 to +125	°C	
T _{STG}	Storage temperature range	-65 to +150	°C	
V _I , V _O	Voltage inputs and outputs	-2.0 to (V _{CC} + 1)	٧	
V _H	Voltage on Ag ² (During intelligent identifier interrogation)	-2.0 to +13.5	٧	
V _{PP}	Voltage on V _{PP} ² (During programming)	-2.0 to +14.0	٧	
V _{CC}	Supply voltage ²	-2.0 to +7.0	٧	

NOTE:

- 1. Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. All voltages are with respect to network ground.

DEVICE OPERATION²

MODE	CE	OE ¹⁰	V _{PP} ⁸	OUTPUTS
Read	V _{IL}	VIL	V _{CC}	Dout
Output disable	V _{IL}	V _{IH}	V _{CC}	Hi-Z
Standby	VIH	×	Vcc	Hi-Z

Notes on following page.

DC ELECTRICAL CHARACTERISTICS -40°C \leq T_A \leq +85°C, +4.5V \leq V_CC \leq +5.5V

	PARAMETER	TEST CONDITIONS				
SYMBOL			Min	Typ ³	Max	UNIT
Input curre	nt					
I _{IH}	Leakage	$V_{IN} = 5.5V = V_{CC}$		0.01	1.0	μА
IIL	Low	V _{IL} = 0.45V		0.01	1.0	μΑ
Ірр	V _{PP} read	V _{PP} = V _{CC}			100	μА
Output curr	ent					
I _{LO}	Leakage	\overline{OE} or $\overline{CE} = V_{UH}$ $V_{OUT} = 5.5V = V_{CC}$ $V_{OUT} = 0V = GND$			1.0	μА
					1.0	μΑ
los	Short circuit ^{7, 9}	V _{OUT} = 0V			100	mA
Supply curr	rent					
I _{CC} TTL	Operating (TTL inputs) ⁴	$\overline{CE} = \overline{OE} = V_{IL}, f = 6.7MHz$ $V_{PP} = V_{CC}$ $O_{0-7} = 0mA$			20	mA
I _{SB} TTL	Standby (TTL inputs)4	CE = V _{IH}			1.0	μА
ISB CMOS	Standby (CMOS inputs) ^{5, 6}	CE = V _{IH}			100	μΑ
Input voltag	je ²					
V _{IL}	Low (TTL)	V _{PP} = V _{CC}	-0.5		0.8	٧
V _{IL}	Low (CMOS)	V _{PP} = V _{CC}	-0.2		0.2	٧
V _{IH}	High (TTL)	V _{PP} = V _{CC}	2.0		V _{CC} + 0.5	٧
V _{IH}	High (CMOS)	V _{PP} = V _{CC}	'V _{CC} - 0.2		V _{CC} + 0.2	٧
V _{PP}	Read ⁸	(Operating)	V _{CC} - 0.7		V _{CC}	٧
Output volt	age ²					
V _{OL}	Low	I _{OL} = 2.1mA			0.45	٧
V _{OH}	High	I _{OH} = -2.5mA	3.5			٧
Capacitance	e T _A = 25°C				-	
C _{IN}	Address and control	V _{CC} = 5.0V f = 1.0MHz			6	pF
C _{OUT}	Outputs	$V_{IN} = 0V$ $V_{OUT} = 0V$			12	pF

NOTES:

- NOTES:

 1. Minimum DC input voltage is -0.5V. During transitions the inputs may undershoot to -2.0V for periods less than 20ns.

 2. All voltages are with respect to network ground.

 3. Typical limits are at V_{CC} = 5V, T_A = 25°C.

 4. TTL inputs: Specification V_{IL}, V_{IH} levels.

 CMOS inputs: GND ± 0.2V to V_{CC} ± 0.2V.

 5. CE is V_{CC} ± 0.2V. All other inputs can have any value within specification.

 6. Maximum active power usage is the sum of I_{PP} + I_{CC} and is measured at a frequency of 5MHz.

 7. Test one output at a time, duration should not exceed 1 second.

 8. V_{PP} may be one diode voltage drop below V_{CC}, and can be connected directly to V_{CC}.

 9. Guaranteed by design, not 100% tested.

 10. X can be V_{IH} or V_{IL}.

AC ELECTRICAL CHARACTERISTICS $-40^{\circ}C \leqslant T_{A} \leqslant +85^{\circ}C, \ +4.5V \leqslant V_{CC} \leqslant +5.5V, \ R_{L}$ = $660\Omega, \ C_{L}$ = 100pF

SYMBOL	TO.	FROM	27C2	27C256I15		27C256I20	
	то		Min	Max	Min	Max	UNIT
Access time ¹							
t _{ACC}	Output	Address		150		200	ns
tce	Output	CE		150		200	ns
toE3	Output	ŌE.		65		75	ns
Disable time ²			-			-	•
t _{DF} ⁴	Output Hi-Z	OE or CE		45		55	ns
tон	Output hold	Address, CE or OE	0		0		ns

- NOTES:


 1. AC characteristics are tested at V_{IH} = 2.4V and V_{IL} = 0.45V. Timing measurements made at V_{OL} = 0.8V and V_{OH} = 2.0V.

 2. Guaranteed by design, not 100% tested.

 3. $\overline{\text{OE}}$ may be delayed up to $t_{\text{CE}} t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .

 4. t_{DF} is specified from $\overline{\text{OE}}$ or $\overline{\text{CE}}$, whichever occurs first.

AC VOLTAGE WAVEFORMS



236

