

TOSHIBA MOS MEMORY PRODUCTS

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

DESCRIPTION

The TC514256AP/AJ/AZ is the new generation dynamic RAM organized 262,144 words by 4 bits. The TC514256AP/AJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC514256AP/AJ/AZ to be packaged in a standard 20 pin plastic DIP, 26/20 pin plastic SOJ and 20/19 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

FEATURES


- 262,144 word by 4 bit organization
- Fast access time and cycle time

	TC514256AP/AJ/AZ-70	TC514256AP/AJ/AZ-80	TC514256AP/AJ/AZ-10
t_{RAC} RAS Access Time	70ns	80ns	100ns
t_{AA} Column Address Access Time	35ns	40ns	50ns
t_{CAC} CAS Access Time	20ns	20ns	25ns
t_{RC} Cycle Time	130ns	150ns	180ns
t_{PC} Fast Page Mode Cycle Time	40ns	45ns	55ns

- Single power supply of 5V±10% with a built-in V_{BB} generator

- Low Power
 - 440mW MAX. Operating (TC514256AP/AJ/AZ-70)
 - 385mW MAX. Operating (TC514256AP/AJ/AZ-80)
 - 330mW MAX. Operating (TC514256AP/AJ/AZ-10)
 - 5.5mW MAX. Standby
- Outputs unclatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, and Fast Page Mode capability
- All inputs and outputs TTL compatible
- 512 refresh cycles/8ms
- Package
 - Plastic DIP: TC514256AP
 - Plastic SOJ: TC514256AJ
 - Plastic ZIP: TC514256AZ


PIN CONNECTION (TOP VIEW)



PIN NAMES

A0 ~ A8	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WRITE	Read/Write Input
OE	Output Enable
I/O1 ~ I/O4	Data Input/Output
VCC	Power (+5V)
VSS	Ground
N.C.	No Connection

BLOCK DIAGRAM



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V _{IN}	-1 ~ 7	V	1
Output Voltage	V _{OUT}	-1 ~ 7	V	1
Power Supply Voltage	V _{CC}	-1 ~ 7	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature • Time	T _{SOLDER}	260 • 10	°C • sec	1
Power Dissipation	P _D	600	mW	1
Short Circuit Output Current	I _{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V _{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

DC ELECTRICAL CHARACTERISTICS (V_{CC}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	MAX.	UNITS	NOTES
I _{CC1}	OPERATING CURRENT					
	Average Power Supply Operating Current ($\overline{RAS}$, $\overline{CAS}$, Address Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3,4
		TC514256AP/AJ/AZ-80	-	70		
I _{CC2}	STANDBY CURRENT					
	Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	TC514256AP/AJ/AZ-70	-	2	mA	
		TC514256AP/AJ/AZ-80	-	2		
I _{CC3}	R $\overline{AS}$ ONLY REFRESH CURRENT					
	Average Power Supply Current, $\overline{RAS}$ Only Mode ($\overline{RAS}$ Cycling, $\overline{CAS}=V_{IH}$: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3
		TC514256AP/AJ/AZ-80	-	70		
I _{CC4}	FAST PAGE MODE CURRENT					
	Average Power Supply Current, Fast Page Mode ($\overline{RAS}=V_{IL}$, $\overline{CAS}$, Address Cycling: $t_{PC}=t_{PC}$ MIN.)	TC514256AP/AJ/AZ-70	-	60	mA	3,4
		TC514256AP/AJ/AZ-80	-	50		
I _{CC5}	STANDBY CURRENT					
	Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	TC514256AP/AJ/AZ-70	-	1	mA	
		TC514256AP/AJ/AZ-80	-	1		
I _{CC6}	$\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH CURRENT					
	Average Power Supply Current, $\overline{CAS}$ Before $\overline{RAS}$ Mode ($\overline{RAS}$, $\overline{CAS}$ Cycling: $t_{RC}=t_{RC}$ MIN.)	TC514256AP/AJ/AZ-70	-	80	mA	3
		TC514256AP/AJ/AZ-80	-	70		
I _{I(L)}	INPUT LEAKAGE CURRENT					
	Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test=0V)	TC514256AP/AJ/AZ-70	-10	10	μA	
		TC514256AP/AJ/AZ-80	-10	10		
I _{O(L)}	OUTPUT LEAKAGE CURRENT					
	(D _{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	TC514256AP/AJ/AZ-70	-10	10	μA	
		TC514256AP/AJ/AZ-80	-10	10		
V _{OH}	OUTPUT LEVEL					
	Output "H" Level Voltage (I _{OUT} =-5mA)	TC514256AP/AJ/AZ-70	2.4	-	V	
		TC514256AP/AJ/AZ-80	2.4	-		
V _{OL}	OUTPUT LEVEL					
	Output "L" Level Voltage (I _{OUT} =4.2mA)	TC514256AP/AJ/AZ-70	-	0.4	V	
		TC514256AP/AJ/AZ-80	-	0.4		

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V_{CC}=5V±10%, Ta=0~70°C) (Notes 5, 6, 7)

SYMBOL	PARAMETER	TC514256AP/ AJ/AZ-70		TC514256AP/ AJ/AZ-80		TC514256AP/ AJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	-	180	-	ns	
t _{RMW}	Read-Modify-Write Cycle Time	185	-	205	-	245	-	ns	
t _{PC}	Fast Page Mode Cycle Time	40	-	45	-	55	-	ns	
t _{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	95	-	100	-	115	-	ns	
t _{RAC}	Access Time from $\overline{\text{RAS}}$	-	70	-	80	-	100	ns	8,13
t _{CAC}	Access Time from $\overline{\text{CAS}}$	-	20	-	20	-	25	ns	8,13
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	8,14
t _{CPA}	Access Time from $\overline{\text{CAS}}$ Precharge	-	35	-	40	-	50	ns	8,14
t _{CLZ}	$\overline{\text{CAS}}$ to output in Low-Z	0	-	0	-	0	-	ns	5
t _{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	9
t _T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	7
t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50	-	60	-	70	-	ns	
t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	70	100,000	80	100,000	100	100,000	ns	
t _{RSH}	$\overline{\text{RAS}}$ Hold Time	20	-	20	-	25	-	ns	
t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70	-	80	-	100	-	ns	
t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	20	50	20	60	25	75	ns	13
t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	15	35	15	40	20	50	ns	14
t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	-	5	-	10	-	ns	
t _{CPN}	$\overline{\text{CAS}}$ Precharge Time	10	-	10	-	15	-	ns	
t _{CP}	$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	10	-	10	-	10	-	ns	
t _{ASR}	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
t _{ASC}	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{AR}	Column Address Hold Time referenced to $\overline{\text{RAS}}$	55	-	60	-	75	-	ns	
t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	10

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER	TC514256AP/ AJ/AZ-70		TC514256AP/ AJ/AZ-80		TC514256AP/ AJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RRH}	Read Command Hold Time referenced to $\overline{RAS}$	0	-	0	-	0	-	ns	10
t_{WCH}	Write Command Hold Time	15	-	15	-	20	-	ns	
t_{WCR}	Write Command Hold Time referenced to $\overline{RAS}$	55	-	60	-	75	-	ns	
t_{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t_{RWL}	Write Command to $\overline{RAS}$ Lead Time	20	-	20	-	25	-	ns	
t_{CWL}	Write Command to $\overline{CAS}$ Lead Time	20	-	20	-	25	-	ns	
t_{DS}	Data Set-Up Time	0	-	0	-	0	-	ns	11
t_{DH}	Data Hold Time	15	-	15	-	20	-	ns	11
t_{DHR}	Data Hold Time referenced to $\overline{RAS}$	55	-	60	-	75	-	ns	
t_{REF}	Refresh Period	-	8	-	8	-	8	ms	
t_{WCS}	Write Command Set-Up Time	0	-	0	-	0	-	ns	12
t_{CWD}	$\overline{CAS}$ to $\overline{WRITE}$ Delay Time	50	-	50	-	60	-	ns	12
t_{RWD}	$\overline{RAS}$ to $\overline{WRITE}$ Delay Time	100	-	110	-	135	-	ns	12
t_{AWD}	Column Address to $\overline{WRITE}$ Delay Time	65	-	70	-	85	-	ns	12
t_{CSR}	$\overline{CAS}$ Set-Up Time ($\overline{CAS}$ before $\overline{RAS}$ Cycle)	10	-	10	-	10	-	ns	
t_{CHR}	$\overline{CAS}$ Hold Time ($\overline{CAS}$ before $\overline{RAS}$ Cycle)	30	-	30	-	30	-	ns	
t_{RPC}	$\overline{RAS}$ to $\overline{CAS}$ Precharge Time	0	-	0	-	0	-	ns	
t_{CPT}	$\overline{CAS}$ Precharge Time ($\overline{CAS}$ before $\overline{RAS}$ Counter Test Cycle)	40	-	40	-	50	-	ns	
t_{ROH}	$\overline{RAS}$ Hold Time referenced to $\overline{OE}$	10	-	10	-	20	-	ns	
t_{OEA}	$\overline{OE}$ Access Time	-	20	-	20	-	25	ns	
t_{OED}	$\overline{OE}$ to Data Delay	20	-	20	-	25	-	ns	
t_{OEZ}	Output buffer turn off Delay Time from $\overline{OE}$	0	20	0	20	0	25	ns	
t_{OEH}	$\overline{OE}$ Command Hold Time	20	-	20	-	25	-	ns	

CAPACITANCE ($V_{CC}=5V \pm 10\%$, $f=1MHz$, $T_a=0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_{I1}	Input Capacitance ($A0 \sim A8$)	-	5	pF
C_{I2}	Input Capacitance ($\overline{RAS}$, $\overline{CAS}$, $\overline{WRITE}$, $\overline{OE}$)	-	7	pF
C_O	Input/Output Capacitance ($I/O1 \sim I/O4$)	-	7	pF


TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified value are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by 8 $\overline{RAS}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{CAS}$ Before $\overline{RAS}$ initialization cycles instead of 8 $\overline{RAS}$ cycles are required.
6. AC measurements assume $t_T=5$ ns.
7. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Measured with a load equivalent to 2 TTL loads and 100pF.
9. $t_{OFF}(\text{max.})$ and $t_{OEZ}(\text{max.})$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
10. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
11. These parameters are referenced to $\overline{CAS}$ leading edge in early write cycles and to $\overline{WRITE}$ leading edge in Read-Modify-Write cycles.
12. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$ and $t_{AWD} \leq t_{AWD}(\text{min.})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
13. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
14. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

READ CYCLE




WRITE CYCLE (EARLY WRITE)




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 TC514256AP/AJ/AZ-10



WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)




READ-MODIFY-WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**


$\overline{\text{RAS}}$ ONLY REFRESH CYCLE



Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}} = \text{"H" or "L"}$

: "H" or "L"

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH CYCLE




Note: $\overline{\text{WRITE}}$, $\overline{\text{OE}}$, $\text{A0} \sim \text{A8} = \text{"H" or "L"}$

: "H" or "L"


TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

HIDDEN REFRESH CYCLE (READ)




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

HIDDEN REFRESH CYCLE (WRITE)



TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE




TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

OUTLINE DRAWINGS

- Plastic DIP

Unit in mm




Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.20 leads.

All dimensions are in millimeters.

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

• Plastic SOJ




Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

TC514256AP/AJ/AZ-70, TC514256AP/AJ/AZ-80 **TC514256AP/AJ/AZ-10**

• Plastic ZIP

Unit in mm



Note: Each lead pitch is 1.27mm.

All dimensions are in millimeters.

Toshiba does not assume any responsibility for use of any circuitry described; no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.