- 1024 X 8 Organization
- All Inputs and Outputs Fully TTL Compatible
- Static Operation (No Clocks, No Refresh)
- Max Access/Min Cycle Time

'2708-35 350 ns '2708-45 450 ns '27L08-45 450 ns

- 3-State Outputs for OR-Ties
- N-Channel Silicon-Gate Technology
- 8-Bit Output for Use in Microprocessor-Based Systems
- Power Dissipation

'27L08

580 mW Max Active 800 mW Max Active

- 10% Power Supply Tolerance {TMS27L08-45 and all SMJ' versions}
- Plug-Compatible Pin-Outs Allowing Interchangeability/Upgrade to 16K With Minimum Board Change
- Available in Full Military Temperature Range Versions (SMJ2708)


### description

The '2708-35, '2708-45, and '27L08-45 are ultraviolet light-erasable, electrically programmable read-only memories. They have 8,192 bits organized as 1024 words of 8-bit length. The devices are fabricated using N-channel silicon-gate technology for high speed and simple interface with MOS and bipolar circuits. All inputs (including program data inputs) can be driven by Series 54/74 TTL circuits without the use of external pull-up resistors. Each output can drive one Series 54/74 or 54LS/74LS TTL circuit without external resistors. The '27L08 guarantees 200 mV dc noise immunity in the high state and 250 mV in the low state. The data outputs for the '2708-35, '2708-45, and '27L08-45 are three-state for OR-tying multiple devices on a common bus.

TMS2708 . . . JL PACKAGE SMJ2708 . . . J PACKAGE (TOP VIEW)

A7 🛮	1	<b>U</b> 24		٧cc
A6	2	23		8A
A5 🗌	3	22		Α9
A4 🗌	4	21		$V_{BB}$
A3 🗌	5	20		S(PE)
A2 🗌	6	19		VDD
A1 🗌	7	18		PGM
A0 [	8	17		Q8
Q1 [	9	16		Ω7
02	10	15		Ω6
аз 🗀	11	14	L	Q5
vss [	12	13		Q4

SMJ2708 . . . FE PACKAGE (TOP VIEW)



NC - No Connection

	PIN NOMENCLATURE
A0-A7	Address Inputs
NC	No Connection
PGM	Program
Q1-Q8	Data Out
Š(PE)	Chip Select/Program Enable
<b>VBB</b>	– 5-V Power Supply
Vcc	+5-V Power Supply
$V_{DD}$	+ 12-V Power Supply
VSS	0-V Ground

Copyright © 1983 by Texas Instruments Incorporated

POST OFFICE BOX 225012 • DALLAS, TEXAS 75265

The SMJ' Series is offered in a 24-pin dual-in-line ceramic package (J) and also in a 32-pin leadless ceramic chip carrier (FE). The J package is designed for insertion in mounting-hole rows on 600-mil (15.2 mm) centers whereas the FE package is intended for surface mounting on solder pads on 0.05-inch (1.27 mm) centers. The FE package is a three-layer 32-pad rectangular chip carrier with dimensions of  $0.450 \times 0.550 \times 0.100$  inches (11.43  $\times$  13.97  $\times$  2.54 mm). This series is designed for operation from  $-55\,^{\circ}\text{C}$  to  $125\,^{\circ}\text{C}$ .

### operation (read mode)

### address (A0-A9)

The address-valid interval determines the device cycle time. The 10-bit positive-logic address is decoded on-chip to select one of the 1024 words of 8-bit length in the memory array. A0 is the least-significant bit and A9 is the most-significant bit of the word address.

### chip select, program enable (S (PE))

When the chip select is low, all eight outputs are enabled and the eight-bit addressed word can be read. When the chip select is high, all eight outputs are in a high-impedance state.

### data out (Q1-Q8)

The chip must be selected before the eight-bit output word can be read. Data will remain valid until the address is changed or the chip is deselected. When deselected, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

### program

The program pin must be held below VCC in the read mode.

### operation (program mode)

### erase

Before programming, the '2708-35, '2708-45, or '27L08-45 is erased by exposing the chip through the transparent lid to high-intensity ultraviolet light that has a wavelength of 253.7 nanometers (2537 Angstroms). The recommended minimum exposure dose (UV intensity × exposure time) is fifteen watt-seconds per square centimeter. Thus, a typical 2 milliwatt per square centimeter, filterless UV lamp will erase the device in a minimum of 21 minutes. The lamp should be located about 2.5 centimeters (1 inch) above the chip during erasure. After erasure, all bits are in the high state.

## programming

Programming consists of successively depositing a small amount of charge to a selected memory cell that is to be changed from the erased high state to the low state. A low can be changed to a high only by erasure. Programming is normally accomplished on a PROM or EPROM Programmer, an example of which is TI's Universal PROM Programming Module in conjunction with the 990 prototyping system. Programming must be done at room temperature (25 °C) only.

# to start programming (see program cycle timing diagram)

First bring the  $\bar{S}$  (PE) pin to +12 V to disable the outputs and convert them to inputs. This pin is held high for the duration of the programming sequence. The first word to be programmed is addressed (it is customary to begin with the "0" address) and the data to be stored is placed on the Q1-Q8 program inputs. Then a +25 V program pulse is applied to the program pin. After 0.1 to 1.0 milliseconds the program pin is brought back to 0 V. After at least one microsecond the word address is sequentially changed to the next location, the new data is set up and the program pulse is applied.

6


# 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

Programming continues in this manner until all words have been programmed. This constitutes one of N program loops. The entire sequence is then repeated N times with  $N \times t_W(PR) \ge 100$  ms. Thus, if  $t_W(PR) = 1$  ms; then N = 100, the minimum number of program loops required to program the EPROM.

### to stop programming

After cycling through the N program loops, the last program pulse is brought to 0 V, then Program Enable [\$\overline{S}\$ (PE)] is brought to VIL which takes the device out of the program mode. The data supplied by the programmer must be removed before the address is changed since the program inputs are now data outputs and change of address could cause a voltage conflict on the output buffer. Q1-Q8 outputs are invalid up to 10 microseconds after the program enable pin is brought from VIH(PE) to VIL.

# logic symbol<sup>†</sup>



<sup>&</sup>lt;sup>†</sup>This symbol is in accordance with IEEE Std 91/ANSI Y32.14 and recent decisions in IEEE and IEC. See explanation on page 10-1.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>‡</sup>

Supply voltage, VBB (see Note 1)	. $-0.3 \text{ V}$ to $7 \text{ V}$
Supply voltage, VBB (see Note 1)	-0.3 V to 15 V
Supply voltage, VCC (see Note 1)	-0.3 V to 20 V
Supply voltage, VDD (see Note 1)	-0.3 V to 15 V
Supply voltage, VSS (see Note 1)	-0.3 V to 20 V
All input voltage (except program) (see Note 1)	-0.3 V to 35 V
Program input (see Note 1)	= 2 V to 7 V
Output voltage (operating, with respect to VSS)	0°C to 70°C
Output voltage (operating, with respect to VSS/	-65°C to 150°C
Operating case temperature range: SMJ'	_55°C to 125°C
Operating case temperature range. Storage temperature range.	33 0 10 120 0

<sup>\*</sup> Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage. VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.



### recommended operating conditions

PARAMETER	TMS2708-35 TMS2708-45			TM	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, VBB	-4.75	- 5	- 5.25	-4.5	-5	- 5.5	v
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.5	5	5.5	v
Supply voltage, V <sub>DD</sub>	11.4	12	12.6	10.8	12	13.2	T v
Supply voltage VSS		0			0		l ·
High-level input voltage, VIH							<del>                                     </del>
(except program and program enable)	2.4		V <sub>CC</sub> + 1	2.2		V <sub>CC</sub> +1	
High-level program enable input voltage, VIH(PE)	11.4	12	12.6	10.8	12	13.2	V
High-level program input voltage, VIH(PR)	25	26	27	25	26	27	l 🔻
Low-level input voltage, VIL (except program)	Vss		0.65	Vss		0.65	v
Low-level program input voltage, VIL(PR)				. 33		0.03	<u> </u>
Note: $V_{IL(PR)}$ max $\leq V_{IH(PR)} - 25 \text{ V}$	Vss		1	VSS		1	v
High-level program pulse input current (sink), IH(PR)			40			40	mA
Low-level program pulse input current (source), IJL(PR)			3			3	mA
Operating free-air temperature, TA	0		70	0		70	°C

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MS2708 MS2708		TN	1S27L08	3-45	UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	1
$v_{OH}$	High-level autput voltage	$I_{OH} = -100  \mu A$	3.7			3.7			
- 011		$I_{OH} = -1 \text{ mA}$	2.4	-		2.4			\ \
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.45			0.40	$\overline{}$
4	Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V		1	10		1	10	μА
10	Output current (leakage)	$\overline{S}$ (PE) = 5 V, V <sub>O</sub> = 0.4 V to 5.25 V		1	10		1	10	μА
1 <sub>BB</sub>	Supply current from VBB	All inputs high,		30	45		9	18	mA
lcc	Supply current from VCC	$\overline{S}$ (PE) = 5 V,	-	6	10		0.9	6	mA
IDD	Supply current from V <sub>DD</sub>	T <sub>A</sub> = °C (worst case)		50	65		20	34	mA
	<u>L</u>	$T_A = 70$ °C			800			350	
PD(AV)	Power Dissipation	$T_A = 0$ °C, $\overline{S} = 0$ V					245	475	mW
		$T_A = 0$ °C, $\overline{S} = +5$ V					290	580	1

# capacitance over recommended supply voltage range and operating free-air temperature range, $f = 1 \text{ MHz}^{\dagger}$

	PARAMETER		TM	ıs.	
		TY	TM TYP <sup>‡</sup> 4 8	MAX	UNIT
Ci	Input capacitance		4	6	pF
co	Output capacitance		8	12	pF

 $<sup>\</sup>ensuremath{^{\dagger}}\xspace$  This parameter is tested on sample basis only.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $T_{A} = 25\,^{\circ}$ C and nominal voltages.

# TMS2708, TMS27L08 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

# switching characteristics over recommended supply voltage range and operating free-air temperature range

	PARAMETER	TEST CONDITIONS	TMS2	708-35		2708 27L08	UNIT
	PARAMETEN		MIN	MAX	MIN	MAX	
*	Access time from Address			350	<u> </u>	450	ns
t <sub>a(A)</sub> t <sub>a(S)</sub>	Access time from S	$C_L = 100 pF$		120		120	ns
t <sub>V</sub> (A)	Output data valid after address change	1 Series 54/74 TTL load	0		0		ns
tdis	Output disable time <sup>†</sup>	$t_{f(S)}$ , $t_{f(A)} = 20 \text{ ns}$	0	120	0	120	ns
t <sub>c(rd)</sub>	Read cycle time		350		450		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 volt delta to measured output level.

# recommended timing requirements for programming $T_A = 25\,^{\circ}\text{C}$

	Т	MS'	UNIT
PARAMETER	MIN	MAX	ONIT
Pulse duration, program pulse	0.1	1	ms
			ns
Transition times, program pulse		2000	ns
Address setup time			μS
Data setup time	10		μS
Program enable setup time			μS
Address hold time	1000		ns
Address hold time after program input data stopped			ns
Data hold time			ns
Program enable hold time			ns
Delay time, S(PE) low to address change	0		กร
	Address setup time  Data setup time  Program enable setup time  Address hold time  Address hold time after program input data stopped  Data hold time  Program enable hold time	PARAMETER         MIN           Pulse duration, program pulse         0.1           Transition times (except program pulse)         50           Transition times, program pulse         10           Address setup time         10           Program enable setup time         10           Address hold time         1000           Address hold time after program input data stopped         0           Data hold time         1000           Program enable hold time         500	Pulse duration, program pulse         0.1         1           Transition times (except program pulse)         20           Transition times, program pulse         50         2000           Address setup time         10         10           Program enable setup time         10         10           Address hold time         1000         10           Address hold time after program input data stopped         0         1000           Data hold time         1000         1000           Program enable hold time         500

# © EPROM Devices

# recommended operating conditions

PARAMETER	SMJ2708-35 SMJ2708-45			SIV	3-45	UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	Í
Supply voltage, VBB	- 4.75	- 5	- 5.25	- 4.5	- 5	- 5.5	V
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.5	5	5.5	V
Supply voltage, VDD	11.4	12	12.6	10.8	12	13.2	V
Supply voltage VSS		0			0		V
High-level input voltage, VIH						_	ļ
(except program and program enable	2.4		V <sub>CC</sub> + 1	2.2		V <sub>CC</sub> + 1	
High-level program enable input voltage, VIH(PE)	11.4	12	12.6	10.8	12	13.2	V
High-level program input voltage, VIH(PR)	25	26	27	25	26	27	V
Low-level input voltage, VIL (except program)	VSS		0.65	VSS		0.65	V
Low-level program input voltage, $V_{IL(PR)}$ Note: $V_{IL(PR)}$ max $\leq V_{IH(PR)} - 25 \text{ V}$	Vss		1	VSS		1	V
High-level program pulsle input current (sink), I <sub>IH(PR)</sub>			40			40	mA
Low-level program pulse input current (source), I <sub>IL</sub> (PR)		-	3			3	mA
Operating case temperature, TC	- 55		125	- 55		125	°C

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SMJ2708-35 SMJ2708-45			SMJ27L08-45			UNIT
			MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	1
VoH	High-level output voltage	$I_{OH} = -100  \mu A$	3.7			3.7			
₹UH		I <sub>OH</sub> = -1 mA	2.4			2.4			\ \
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.45			0.40	V
tį	Input current (leakage)	V <sub>I</sub> = 0 V to 5.25 V		1	10		1	10	μА
lo	Output current (leakage)	$\overline{S}$ (PE) = 5 V, V <sub>O</sub> = 0.4 V to 5.5 V		1	10		1	10	μΑ
<sup>∤</sup> BB	Supply current from VBB	All :	_	30	45		9	18	mA
Icc	Supply current from V <sub>CC</sub>	All inputs high,		6	10		0.9	6	mA
IDD	Supply current from V <sub>DD</sub>	$\vec{S}$ (PE) = 5 V,		50	65		20	34	mA

# capacitance over recommended supply voltage range and operating case temperature range, $f=1\,\text{MHz}^{\dagger}$

	PARAMETER		SMJ'	T
	PANAMETER	TYP	MAX	UNIT
Ci	Input capacitance	4	6	pF
Co	Output capacitance	8	12	pF

 $<sup>\</sup>ensuremath{^{\dagger}}\xspace$  This parameter is tested on sample basis only.

 $<sup>^{\</sup>ddagger}All$  typical values are at T  $_{C}~=~25\,^{o}C$  and nominal voltages.

# SMJ2708, SMJ27L08 1024-WORD BY 8-BIT ERASABLE PROGRAMMABLE READ-ONLY MEMORIES

# switching characteristics over recommended supply voltage range and operating case temperature range

	PARAMETER	TEST CONDITIONS	SMJ2	708-35		2708 27L08	UNIT
			MIN	MAX	MIN	MAX	
t <sub>a(A)</sub>	Access time from Address			350		450	ns
ta(S)	Access time from \$\overline{S}\$	$C_L = 100 pF$		120		120	ns
t <sub>v(A)</sub>	Output data valid after address change	1 Series 54/74 TTL load	0		0		ns
tdis	Output disable time <sup>†</sup>	$t_{f(S)}$ , $t_{f(A)} = 20 \text{ ns}$	0	120	0	120	ns
t <sub>c(rd)</sub>	Read cycle time		350		450		ns

<sup>&</sup>lt;sup>†</sup>Value calculated from 0.5 volt delta to measured output level.

# recommended timing requirements for programming $T_C = 25\,^{\circ}C$

	PARAMETER	s	SMJ'	
		MIN	MAX	UNIT
tw(PR)	Pulse duration, program pulse	0.1	1	ms
t <sub>t</sub>	Transition times (except program pulse)		20	ns
t <sub>t(PR)</sub>	Transition times, program pulse	50	2000	ns
t <sub>su(A)</sub>	Address setup time	10		μS
t <sub>su(D)</sub>	Data setup time	10		μS
t <sub>su(PE)</sub>	Program enable setup time	10		μ5
th(A)	Address hold time	1000		ns
th(DA)	Address hold time after program input data stopped	0		ns
th(D)	Data hold time	1000		ns
th(PE)	Program enable hold time	500		ns
†SLAX	Delay time, \$(PE) low to address change	0		ns

### PARAMETER MEASUREMENT INFORMATION







FIGURE 1 - TYPICAL OUTPUT LOAD CIRCUIT




\* $\bar{S}$  (PE) is at +12 V through N program loops where N <100 ms/tw (PR). NOTE: Q1-Q8 outputs are invalid up to 10 µsec after programming  $\bar{S}$  (PE) goes low). All timing reference points in this data sheet (inputs and outputs) are 90% points.

# TYPICAL '27L08-45 CHARACTERISTICS





IO - Output Current - mA



Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

EPROM Devices