



USER DEFINED LOGIC HANDBOOK

EPLD VOLUME

1986

*About Our Cover:
The design on our front cover is an abstract portrayal of the erasability and programmability of Erasable Programmable Logic Devices (EPLDs). EPLDs are manufactured as unprogrammed CHMOS large scale integration logic circuits that a user customizes through programming on a logic development system. EPLDs are easy-to-use logic devices that speed up the logic design process, thereby enabling the user to shorten time-to-market efforts.
EPLDs typify Intel's commitment to producing sophisticated design tools which deliver low risk custom design solutions.*



Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

Above, BITBUS, COMMputer, CREDIT, Data Pipeline, FASTPATH, Genius, i, Δ , ICE, ICEL, ICS, IDBP, IDIS, I²ICE, ILBX, i_m , IMDDX, IMMX, Insite, Intel, intel, intelBOS, Intelelevision, intelligent Identifier, intelligent Programming, Intellec, Intellink, iOSP, iPDS, iPSC, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, ONCE, OpenNET, OTP, PC-BUBBLE, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Quick-Pulse Programming, Ripplemode, RMX/80, RUPI, Seamless, SLD, UPI, and VLSICEL, and the combination of ICE, ICS, iRMX, iSBC, iSBX, MCS, or UPI and a numerical suffix, 4-SITE.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation
Literature Distribution
Mail Stop SC6-59
3065 Bowers Avenue
Santa Clara, CA 95051

TABLE OF CONTENTS

Alphanumeric Index	iv
CHAPTER 1	
Overview	
Introduction to Intel EPLDs	1-1
CHAPTER 2	
EPLDs (Erasable Programmable Logic Devices)	
DATA SHEETS	
5C031/5C032, 300-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-1
5C060/5C090, 600-/900-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-6
5C121, 1200-Gate CHMOS H-Series Erasable Programmable Logic Device	2-25
5C180, 1800-Gate CHMOS Erasable Programmable Logic Device	2-39
M5C060, Military 600-Gate CHMOS H-Series Erasable Logic Device	2-40
APPLICATION BRIEFS	
AB-8 Implementing Cascaded Logic in the 5C121	2-58
AB-9 5C121 as a Three And One Half Digit Display Driver	2-63
AB-10 Square Pegs in Round Holes—A Fitting Tutorial for the 5C121	2-68
AB-11 16-Bit Binary Counter Implementation Using the 5C060 EPLD	2-80
AB-12 Designing A Mailbox Memory for Two 5C031's	2-90
AB-13 TTL Library for EPLD Design	2-105
APPLICATION NOTES	
AP-271 Applying the 5C121 Architecture	2-111
AP-272 The 5C060 Unification of a CHMOS System	2-123
AP-276 Implementing a CMOS Bus Arbiter/Controller in the 5C060 EPLD	2-134
TECHNICAL PAPERS	
Techniques for Modular EPLD Designs	2-144
CHAPTER 3	
Development Support Tools	
DATA SHEETS	
iPLDS, Intel Programmable Logic Development System	3-1
APPLICATION NOTES	
AP-279 Implementing an EPLD Design Using Intel's Programmable Logic Development System	3-9
CHAPTER 4	
Appendix	
Intel EPLD Numbering Scheme	4-1
List of Compatible PCs for iPLDS	4-3
Device Feature Comparison	4-4
EPLD Gate Counting Methodology	4-5

ALPHANUMERIC INDEX

5C031/5C032, 300-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-1
5C060/5C090, 600-/900-Gate CHMOS H-Series Erasable Programmable Logic Device (H-EPLD)	2-6
5C121, 1200-Gate CHMOS H-Series Erasable Programmable Logic Device	2-25
5C180, 1800-Gate CHMOS Erasable Programmable Logic Device	2-39
M5C060, Military 600-Gate CHMOS H-Series Erasable Logic Device	2-40
iPLDS, Intel Programmable Logic Development System	3-1