

Block Diagram	<table border="1" style="width: 100%; text-align: center;"> <tr><td colspan="4">UART</td></tr> <tr><td colspan="2">CPU</td><td colspan="2">OSC</td></tr> <tr><td colspan="2">256 RAM</td><td colspan="2">CLOCK</td></tr> <tr><td>P0</td><td>P1</td><td>P2</td><td>P3</td></tr> </table>	UART				CPU		OSC		256 RAM		CLOCK		P0	P1	P2	P3	<table border="1" style="width: 100%; text-align: center;"> <tr><td>8K PROM</td><td colspan="3">UART</td></tr> <tr><td colspan="4">CPU</td></tr> <tr><td colspan="4">256 RAM</td></tr> <tr><td>P0</td><td>P1</td><td>P2</td><td>P3</td></tr> </table>	8K PROM	UART			CPU				256 RAM				P0	P1	P2	P3	<table border="1" style="width: 100%; text-align: center;"> <tr><td colspan="4">DSP</td></tr> <tr><td colspan="2">512 RAM</td><td colspan="2">4K ROM</td></tr> <tr><td colspan="4">16-BIT MAC</td></tr> <tr><td colspan="2">DATA I/O</td><td colspan="2">RAM I/O</td></tr> </table>	DSP				512 RAM		4K ROM		16-BIT MAC				DATA I/O		RAM I/O		<table border="1" style="width: 100%; text-align: center;"> <tr><td>MULT</td><td>DIV</td><td colspan="2">UART</td></tr> <tr><td colspan="2">CPU</td><td colspan="2">OSC</td></tr> <tr><td colspan="2">256 RAM</td><td colspan="2">CLOCK</td></tr> <tr><td>P0</td><td>P1</td><td>P2</td><td>P3</td></tr> </table>	MULT	DIV	UART		CPU		OSC		256 RAM		CLOCK		P0	P1	P2	P3	<table border="1" style="width: 100%; text-align: center;"> <tr><td>MULT</td><td>DIV</td><td colspan="2">UART</td></tr> <tr><td colspan="2">CPU</td><td colspan="2">DSP</td></tr> <tr><td colspan="2">DAC</td><td colspan="2">PWM</td></tr> <tr><td colspan="2">ADC</td><td colspan="2">SPI</td></tr> <tr><td>P2</td><td>P3</td><td colspan="2">A15-0</td></tr> </table>	MULT	DIV	UART		CPU		DSP		DAC		PWM		ADC		SPI		P2	P3	A15-0		<table border="1" style="width: 100%; text-align: center;"> <tr><td colspan="2">88-BIT R-S ECC</td><td colspan="2">SRAM/DRAM CTRL</td></tr> <tr><td colspan="2">DISK INTERFACE</td><td colspan="2">MCU INTERFACE</td></tr> <tr><td colspan="2"></td><td colspan="2">AT/DE HOST INTERFACE</td></tr> </table>	88-BIT R-S ECC		SRAM/DRAM CTRL		DISK INTERFACE		MCU INTERFACE				AT/DE HOST INTERFACE	
UART																																																																																																						
CPU		OSC																																																																																																				
256 RAM		CLOCK																																																																																																				
P0	P1	P2	P3																																																																																																			
8K PROM	UART																																																																																																					
CPU																																																																																																						
256 RAM																																																																																																						
P0	P1	P2	P3																																																																																																			
DSP																																																																																																						
512 RAM		4K ROM																																																																																																				
16-BIT MAC																																																																																																						
DATA I/O		RAM I/O																																																																																																				
MULT	DIV	UART																																																																																																				
CPU		OSC																																																																																																				
256 RAM		CLOCK																																																																																																				
P0	P1	P2	P3																																																																																																			
MULT	DIV	UART																																																																																																				
CPU		DSP																																																																																																				
DAC		PWM																																																																																																				
ADC		SPI																																																																																																				
P2	P3	A15-0																																																																																																				
88-BIT R-S ECC		SRAM/DRAM CTRL																																																																																																				
DISK INTERFACE		MCU INTERFACE																																																																																																				
		AT/DE HOST INTERFACE																																																																																																				
Part #	Z86C91/Z8691	Z86E21	Z89C00	Z86C93	Z86C95	Z86018																																																																																																
Description	ROMless Z8®	Z8® 8K OTP	16-Bit Digital Signal Processor	Enhanced Z8®	Enhanced Z8® with DSP	Zilog Datapath Controller (ZDPC)																																																																																																
Process/Speed	CMOS 16 MHz (C91) NMOS 12 MHz (91)	CMOS 12, 16 MHz	CMOS 10, 15 MHz	CMOS 20, 25 MHz	CMOS 24 MHz	CMOS 40 MHz																																																																																																
Features	Full duplex UART 2 Standby Modes (STOP and HALT) 2x8 bit Counter/Timer	8K OTP ROM 256 Byte RAM Full-duplex UART 2 Standby Modes (STOP and HALT) 2 Counter/Timers ROM Protect option RAM Protect option Low EMI option	16-bit Mac 75 ns 2 data RAMs (256 words each) 4K word ROM 64Kx16 Ext. ROM 16-bit I/O Port 74 instructions Most single cycle Two conditional branch inputs, two user outputs Library of software macros available Zero overhead pointers	16x16 Multiply 1.7 µs 32x16 Divide 2.0 µs Full duplex UART 2 Standby Modes (STOP and HALT) 3 16-bit Counter/Timers Pin compatible to Z86C91 (PDIP)	8 channel 8-bit ADC, 8-bit DAC 16-bit Multiply/Divide Full duplex UART SPI (Serial Peripheral Interface) 3 Standby Modes (STOP/HALT/PAUSE) Pulse Width Modulator 3x16-bit timer 16-bit DSP slave processor 83 ns Mult./Accum.	Full track read Automatic data transfer (Point & Go®) 88-bit Reed Solomon ECC "on the fly" Full AT/IDE bus interface 64 KB SRAM buffer 1 MB DRAM buffer Split datafield support 100-pin VQFP package JTAG boundary scan option Up to 8 KB buffer RAM reserved for MCU																																																																																																
Package	40-pin DIP 44-pin PLCC 44-pin QFP	40-pin DIP 44-pin PLCC 44-pin QFP	68-pin PLCC 60-pin VQFP	40-pin DIP 44-pin PLCC 44-pin QFP 48-pin VQFP	80-pin QFP 84-pin PLCC 100-pin VQFP	100-pin VQFP 100-pin QFP																																																																																																
Application	Disk Drives Modems Tape Drives	Software Debug Z8® prototyping Z8® production runs Card Readers	Disk Drives Tape Drives Servo Control Motor Control	Disk Drives Tape Drives Modems	Disk Drives Tape Drives Servo Control Motor Control	Hard Disk Drives																																																																																																